Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Access limiting bus control system and method










Image Number 2 for United States Patent #6304931.

In a bus control system for generating a series of access requests from an access requesting unit, such as a CPU connected to a common bus including a data bus or an address bus, to a specific access request responding unit, the specific access request responding unit includes a next-address enable signal generating unit for sending a next-address enable signal which represents that a next address can be received, to the access requesting unit before data is transferred or inputted, in accordance with an address representing the access request from the access requesting unit when a read operation or a write operation is executed. Preferably, the access requesting unit includes a next-address enable signal receiving unit for receiving the next-address enable signal from the specific access request responding unit and for sending the next address to the specific access request responding unit. On the other hand, a bus control method executed by using the bus control system, having the construction described above, is disclosed.








 
 
  Recently Added Patents
Warm air generating apparatus, sheet feeding apparatus, and image forming apparatus including warm air generating apparatus and sheet feeding apparatus
Artifact removal in nuclear images
Press nut
Image coding apparatus and image decoding apparatus
Contamination barrier
Mobile phone
Method and apparatus to adjust received signal
  Randomly Featured Patents
Door for a cooking apparatus
Method and system for a mobile architecture that supports a cellular or wireless network and broadcast utilizing an integrated single chip cellular and broadcast silicon solution
Mixtures comprising fluorinated pyromellitate oligomers useful as surfactants and processes for the production and use thereof
Dying gasp charge controller
Method and apparatus for image synthesis
Method and apparatus for creating a table object constructed from reusable column objects
Compacting apparatus
Amplifier having different low-frequency and high-frequency feedback networks
Method for design implementation of routing in an FPGA using placement directives such as local outputs and virtual buffers
Method and devices for decoring castings