Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Serial device compaction for improving integrated circuit layouts










Image Number 15 for United States Patent #6297668.

Techniques for providing improved memory flip-flops and other logic circuits are described. A flip-flop uses only one p-channel transistor to drive the output node strongly to achieve fast results. To reduce diffusion area, parallel logic is substantially eliminated and only series branches are used, in critical areas. This allows all pull-up transistors and/or all pull-down transistors to be formed from contiguous active areas. The D-to-Q path is reduced, and the clock is used to control the output. The clock becomes the dominant controller of the output when it is located closest to the output. Placing the clock devices closest to the clocked nodes reduces clock skew. The rising D response time and falling D response time are caused to be as close as possible to reduce the overall cycle time. To reduce parasitics in the circuit, complex-gates are used which are asymmetric. Even multiples of series branches per gate are used to share contacts and eliminate breaks in the layout diffusion. Adding complex-gates to a circuit while using asymmetric gates for smaller layouts achieves additional functionality. One component of the clock, along with the master drive circuit, is used to drive the slave latch of a flip-flop to avoid inserting additional gates into the logic of the fast output path. Reset and set circuitry is designed to be outside the critical path of the clock, and outside the slave latch, to provide rapid Q output response time to the clock and D inputs.








 
 
  Recently Added Patents
Display screen with an animated graphical user interface
Method and system for tracking mobile electronic devices while conserving cellular network resources
Gas flow indicator
Method and system for modularized configurable connector system for ethernet applications
Dual source mass spectrometry system
Resistive random access memory cell and resistive random access memory module
Writing implement
  Randomly Featured Patents
Optical scanner
Gelatin extender
Hearing aid circuit having an output stage with a limiting means
Antenna module
Stereo speaker assembly for a personal water-craft
Battery connector for an automotive electrical system
Audio response/report device
Dual resistance switch for buckle confirmation
Tree-based electrical stimulator programming for pain therapy
Electronic control device for grinding machines, based on the evaluation of truing diamond position relative to workpiece