Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Serial device compaction for improving integrated circuit layouts










Image Number 11 for United States Patent #6297668.

Techniques for providing improved memory flip-flops and other logic circuits are described. A flip-flop uses only one p-channel transistor to drive the output node strongly to achieve fast results. To reduce diffusion area, parallel logic is substantially eliminated and only series branches are used, in critical areas. This allows all pull-up transistors and/or all pull-down transistors to be formed from contiguous active areas. The D-to-Q path is reduced, and the clock is used to control the output. The clock becomes the dominant controller of the output when it is located closest to the output. Placing the clock devices closest to the clocked nodes reduces clock skew. The rising D response time and falling D response time are caused to be as close as possible to reduce the overall cycle time. To reduce parasitics in the circuit, complex-gates are used which are asymmetric. Even multiples of series branches per gate are used to share contacts and eliminate breaks in the layout diffusion. Adding complex-gates to a circuit while using asymmetric gates for smaller layouts achieves additional functionality. One component of the clock, along with the master drive circuit, is used to drive the slave latch of a flip-flop to avoid inserting additional gates into the logic of the fast output path. Reset and set circuitry is designed to be outside the critical path of the clock, and outside the slave latch, to provide rapid Q output response time to the clock and D inputs.








 
 
  Recently Added Patents
Method and apparatus for selective decoding in a wireless communication system
(4941
Semiconductor device and manufacturing method thereof
Charged particle source with integrated electrostatic energy filter
Downhole telemetry system
System and method for creating, managing and trading hedge portfolios
Power supply input voltage detection circuit
  Randomly Featured Patents
Method and apparatus for cell change order
1-.mu.m phosphate-glass fiber amplified spontaneous emission (ASE) source
Cable dispenser
Packaged system of semiconductor chips having a semiconductor interposer
Receiving apparatus
Device for detachable and repeatable clamping of two objects to each other
System and method for effectively performing an image identification procedure
Method for producing a filter
Press for molding articles from powdered materials and drive means therefor
Portable programmable medication alarm device and method and apparatus for programming and using the same