Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor integrated circuit having function of reducing a power consumption and semiconductor integrated circuit system comprising this semiconductor integrated circuit










Image Number 17 for United States Patent #6294404.

A semiconductor integrated circuit according to the present invention comprises a synchronous SRAM, a signal generation circuit generating a chip selection signal, a clock signal etc. supplied to the synchronous SRAM, a voltage set circuit setting the voltage of a system power supply line and a controller controlling the signal generation circuit and the voltage set circuit. When setting the synchronous SRAM in a power down mode, the chip selection signal is set in a nonselective state and the power supply voltage of the system power supply line is stepped down to a standby potential. Thus, the synchronous SRAM enters a standby state having extremely low power consumption.








 
 
  Recently Added Patents
Systems and methods for processing telephone calls
Display sheet, display device, and electronic apparatus
Front cover of an electronic device
Digital signal processing apparatus, liquid crystal display apparatus, digital signal processing method and computer program
Female urine funnel
Configurable logic cells
Holding structure for a touch panel
  Randomly Featured Patents
Pilot mixer for mixer assembly of a gas turbine engine combustor having a primary fuel injector and a plurality of secondary fuel injection ports
Image processing apparatus, image processing method, imaging apparatus, and program
Developing apparatus
Rigid pipe coupling
Throttle valve control system for engine
Electrothermal color-varying device and toy utilizing the same
Vertical connector based packaging solution for integrated circuits
Packaging container consisting of a plastic film
Methods and systems for heating a hydrocarbon containing formation in situ with an opening contacting the earth's surface at two locations
Method and apparatus for inspecting a wafer surface