Resources Contact Us Home
Integrated method for etching of BLM titanium-tungsten alloys for CMOS devices with copper metallization

Image Number 5 for United States Patent #6293457.

Form a solder connector on a semiconductor device starting with a first step of forming at least one dielectric layer over a doped semiconductor substrate. Then form a hole through the dielectric layer down to the semiconductor substrate. Form a metal conductor in the hole. Form intermediate layers over the metal conductor and the dielectric layer. Then form a tapered opening down to the surface of the metal conductor. Form BLM layers including a titanium-tungsten (TiW) layer over the metal conductor and the dielectric layer with the remainder of the BLM layers being formed over the TiW layer. Form a mask over the top surface of the BLM layers with a patterning through hole located above the metal conductor exposing a portion of the surface of the BLM layers. Plate a C4 solder bump on the BLM layers in the patterning hole. Remove the mask. Wet etch away the BLM layers aside from the solder bump leaving a residual TiW layer over the dielectric layer. Perform a dry etching process to remove the residual TiW layer aside from the solder bump. Then, end the dry etching when the end point has been reached. Finally, heat the solder bump in a reflow process to form a C4 solder ball.

  Recently Added Patents
Solid-state imaging device and method for manufacturing the same
Phenethanolamine derivatives for treatment of respiratory diseases
Alterable account number
Accessing device via communication protocol selection
Methods of saccharification of polysaccharides in plants
Estimating optical characteristics of a camera component using sharpness sweep data
  Randomly Featured Patents
Data storewidth accelerator
Display panel
Foot splint
Automatic polishing device
Animal pill-dispenser gun
Serial ATA cable
Receptacle carriage, dispenser and discharge device
Method and apparatus for providing a computer security service via instant messaging
Circuit for compensating rise times and ringing in high impedance loads
Surface position detecting system and method having an optimum value