Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Integrated method for etching of BLM titanium-tungsten alloys for CMOS devices with copper metallization










Image Number 5 for United States Patent #6293457.

Form a solder connector on a semiconductor device starting with a first step of forming at least one dielectric layer over a doped semiconductor substrate. Then form a hole through the dielectric layer down to the semiconductor substrate. Form a metal conductor in the hole. Form intermediate layers over the metal conductor and the dielectric layer. Then form a tapered opening down to the surface of the metal conductor. Form BLM layers including a titanium-tungsten (TiW) layer over the metal conductor and the dielectric layer with the remainder of the BLM layers being formed over the TiW layer. Form a mask over the top surface of the BLM layers with a patterning through hole located above the metal conductor exposing a portion of the surface of the BLM layers. Plate a C4 solder bump on the BLM layers in the patterning hole. Remove the mask. Wet etch away the BLM layers aside from the solder bump leaving a residual TiW layer over the dielectric layer. Perform a dry etching process to remove the residual TiW layer aside from the solder bump. Then, end the dry etching when the end point has been reached. Finally, heat the solder bump in a reflow process to form a C4 solder ball.








 
 
  Recently Added Patents
Method for manufacturing a turbine engine vane
Ultrathin fluid-absorbent cores
Single well reservoir characterization apparatus and methods
Polypeptide microparticles
Quinoid thiophene organic photoelectric material, preparation method thereof and application thereof
Printed wiring board with reinforced insulation layer and manufacturing method thereof
LED string with a capability to maintain a current path and LED unit thereof
  Randomly Featured Patents
Infusion apparatuses and methods of use
Remote control device with event notifier
Cleaning broom of improved structure
Frequency routing device having a wide and substantially flat passband
Read/verify circuit for multilevel memory cells with ramp read voltage, and read/verify method thereof
Polypropylene blends for non-woven production
Plasma display panel and method and apparatus for driving the same
Silicone bracelet with holes, string, and charm embelishments
Multichannel digital synthesizer and modulator
Circuitry in a driver circuit