Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Integrated method for etching of BLM titanium-tungsten alloys for CMOS devices with copper metallization










Image Number 5 for United States Patent #6293457.

Form a solder connector on a semiconductor device starting with a first step of forming at least one dielectric layer over a doped semiconductor substrate. Then form a hole through the dielectric layer down to the semiconductor substrate. Form a metal conductor in the hole. Form intermediate layers over the metal conductor and the dielectric layer. Then form a tapered opening down to the surface of the metal conductor. Form BLM layers including a titanium-tungsten (TiW) layer over the metal conductor and the dielectric layer with the remainder of the BLM layers being formed over the TiW layer. Form a mask over the top surface of the BLM layers with a patterning through hole located above the metal conductor exposing a portion of the surface of the BLM layers. Plate a C4 solder bump on the BLM layers in the patterning hole. Remove the mask. Wet etch away the BLM layers aside from the solder bump leaving a residual TiW layer over the dielectric layer. Perform a dry etching process to remove the residual TiW layer aside from the solder bump. Then, end the dry etching when the end point has been reached. Finally, heat the solder bump in a reflow process to form a C4 solder ball.








 
 
  Recently Added Patents
System and apparatus for control of published content
Cognitive radio cooperative spectrum sensing method and fusion center performing cognitive radio cooperative spectrum sensing
Preparation and use of meristematic cells belonging to the Dendrobium phalaenopsis, Ansellia, Polyrrhiza, Vanilla, Cattleya and Vanda genera with high content of phenylpropanoids, hydrosoluble
System and method for providing dynamic navigation through a property to a selected destination
Haloalky -substituted amides as insecticides and acaricides
Schottky diode and method of manufacture
Semiconductor device including a clock generating circuit for generating an internal signal having a coarse delay line, a fine delay line and a selector circuit
  Randomly Featured Patents
Packet switching system having self-routing switches
Method and apparatus for dynamic load balancing using handoff
Detection methods based on HR23 protein binding molecules
Method for the preparation of polyheterosiloxanes
Decorative golf club head cover
Circuitry, systems and methods for detecting magnetic fields
Paint brush handle
Sow feeder
Shoe box
Modification of rifle adapter assembly to prevent doubling