Resources Contact Us Home
Locally folded split level bitline wiring

Image Number 6 for United States Patent #6291335.

A method for fabricating a semiconductor memory with a split level folded bitline structure consisting of three contact levels, in accordance with the present invention includes forming gate structures for transistors in an array region and a support region of a substrate. First contacts are formed down to diffusion regions between the gate structures in the array region. The first contacts have a height which is substantially the same for all first contacts in the array region. Second contacts are formed between first level bitlines in the array region and a first portion of the first contacts, while forming second contacts to a first metal layer from the gate structures and diffusion regions in the support region. Third contacts are formed between second level bitlines in the array region and a second portion of the first contacts, while forming third contacts to a second metal layer from the first metal layer in the support region.

  Recently Added Patents
Gas sensor with a porous layer that detectably affects a surface lattice resonant condition of a nanoparticle array
Light-reflective anisotropic conductive paste and light-emitting device
Interface circuit
Managing device functionality during predetermined conditions
Case for electronic device
Electronic device
  Randomly Featured Patents
Vehicle lock device
Pullover and shorts set
Conversion system using programmable tables for compressing transform coefficients
Modified polynucleotides for reducing off-target effects in RNA interference
Novel benzoic acid derivatives and process for preparing the same
Reactive membrane for filtration and purification of gases of impurities
Trailer support wheel assembly
Method of fastening a first shell to a second shell with a diaphragm bead therebetween
Process for manufacturing a microcircuit cochlear electrode array
Data cartridge detector