Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Locally folded split level bitline wiring










Image Number 5 for United States Patent #6291335.

A method for fabricating a semiconductor memory with a split level folded bitline structure consisting of three contact levels, in accordance with the present invention includes forming gate structures for transistors in an array region and a support region of a substrate. First contacts are formed down to diffusion regions between the gate structures in the array region. The first contacts have a height which is substantially the same for all first contacts in the array region. Second contacts are formed between first level bitlines in the array region and a first portion of the first contacts, while forming second contacts to a first metal layer from the gate structures and diffusion regions in the support region. Third contacts are formed between second level bitlines in the array region and a second portion of the first contacts, while forming third contacts to a second metal layer from the first metal layer in the support region.








 
 
  Recently Added Patents
Laser processing a multi-device panel
Method of optimizing air mover performance characteristics to minimize temperature variations in a computing system enclosure
Systems and methods for DC-to-DC converter control
High electron mobility transistor and manufacturing method thereof
Database caching utilizing asynchronous log-based replication
Information processing apparatus, information processing method, and program
Method for transmitting an electronic short message to multiple receivers
  Randomly Featured Patents
Gas turbine seal apparatus
Group III nitride substrate, epitaxial layer-provided substrate, methods of manufacturing the same, and method of manufacturing semiconductor device
Electromagnetic flowmeter of the residual magnetism type
Fabrication method of semiconductor integrated circuit device
Method and apparatus for enhancing instant messaging systems
Semiconductor device with vertical transistors
Substituting or replacing components in sound based on steganographic encoding
Universally fitting, modular ballistic garment
High-speed trunk cluster reliable load sharing system using temporary port down
Endoscope with a memory shape alloy to control tube bending