Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Locally folded split level bitline wiring










Image Number 5 for United States Patent #6291335.

A method for fabricating a semiconductor memory with a split level folded bitline structure consisting of three contact levels, in accordance with the present invention includes forming gate structures for transistors in an array region and a support region of a substrate. First contacts are formed down to diffusion regions between the gate structures in the array region. The first contacts have a height which is substantially the same for all first contacts in the array region. Second contacts are formed between first level bitlines in the array region and a first portion of the first contacts, while forming second contacts to a first metal layer from the gate structures and diffusion regions in the support region. Third contacts are formed between second level bitlines in the array region and a second portion of the first contacts, while forming third contacts to a second metal layer from the first metal layer in the support region.








 
 
  Recently Added Patents
Web development environment that enables a developer to interact with run-time output presentation of a page
Methods and apparatus for address translation functions
Fuel cell module
Self-assembled, micropatterned, and radio frequency (RF) shielded biocontainers and their uses for remote spatially controlled chemical delivery
Systems and methods of using dynamic data for wear leveling in solid-state devices
Utilizing virtually stored media snapshots for rasterizing print jobs
Security authentication method, apparatus, and system
  Randomly Featured Patents
Anti-rotation device for wheel spindle nut
Filling material for electric cable
Interior rearview mirror system with compass
Demodulation apparatus and demodulation method for mobile communication
Apparatus for applying conductive paste onto electronic component
Imaging with developer compositions with coated carrier particles
Multilayer wiring board
High silicon content siloxane polymers for integrated circuits
Information memory device and memory medium
Magnetic recording and/or reproducing apparatus