Resources Contact Us Home
Locally folded split level bitline wiring

Image Number 4 for United States Patent #6291335.

A method for fabricating a semiconductor memory with a split level folded bitline structure consisting of three contact levels, in accordance with the present invention includes forming gate structures for transistors in an array region and a support region of a substrate. First contacts are formed down to diffusion regions between the gate structures in the array region. The first contacts have a height which is substantially the same for all first contacts in the array region. Second contacts are formed between first level bitlines in the array region and a first portion of the first contacts, while forming second contacts to a first metal layer from the gate structures and diffusion regions in the support region. Third contacts are formed between second level bitlines in the array region and a second portion of the first contacts, while forming third contacts to a second metal layer from the first metal layer in the support region.

  Recently Added Patents
Shoe upper
Stroboscopic image modulation to reduce the visual blur of an object being viewed by an observer experiencing vibration
Nestable shallow container
Autonomous primary-mirror synchronized reset
Multi-wired antenna for mobile apparatus
Organic light emitting display apparatus
Anti-reductive high-frequency ceramic dielectric material sintered at low temperature and matched with copper internal electrode
  Randomly Featured Patents
Event driven information system
Movable platform for a mandolin slicer
Method and system for determining the location of a medical instrument relative to a body structure
Erasable data acquisition and storage instrument
Methods and compositions for enhancing cartilage repair
Hydrogenation of organic compounds
Mouse pad having illuminated working surface
Tool abnormality detecting device
Tooth progenitor cell and method for its production
Expandable rigid knee airbag system