Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Structure and method for fabricating a field effect transistor with a self-aligned anti-punchthrough implant channel










Image Number 3 for United States Patent #6285061.

A structure and method for fabricating a field effect transistor (FET) having improved drain to source punchthrough properties was achieved. The method utilizes the selective deposition of silicon oxide by a Liquid Phase Deposition (LPD) method to form a self-aligning implant mask. The mask is then used to implant a buried anti-punchthrough implant channel under and aligned to the gate electrode of the FET. The buried implant reduces the depletion width at the substrate to source/drain junction under the gate electrode but does not increase substantially the junction capacitance under the source/drain contacts, thereby improving punch-through characteristic while maintaining device performance.








 
 
  Recently Added Patents
Auto-aligning spectroscopy system
Automatic logical position adjustment of multiple screens
Apparatus and method for performing lawful intercept in group calls
System and method for providing security in browser-based access to smart cards
Pet urn enclosure
System for thermally controlling displays
Horizontal cable manager
  Randomly Featured Patents
Swinging hammer for a material reducing machine
Character recognition system and its use in an optical document reader
Method of manufacturing a trunnion
Disc container folder
Riveting unit for electric rivet gun
Method for preparing an N-phosphonomethylglycine
J hook automatic boat latch
Task-graph for process synchronization and control
Vacuum cleaner nozzle attachment
Methods of selective removal of products from an algal biomass