Resources Contact Us Home
Structure and method for fabricating a field effect transistor with a self-aligned anti-punchthrough implant channel

Image Number 3 for United States Patent #6285061.

A structure and method for fabricating a field effect transistor (FET) having improved drain to source punchthrough properties was achieved. The method utilizes the selective deposition of silicon oxide by a Liquid Phase Deposition (LPD) method to form a self-aligning implant mask. The mask is then used to implant a buried anti-punchthrough implant channel under and aligned to the gate electrode of the FET. The buried implant reduces the depletion width at the substrate to source/drain junction under the gate electrode but does not increase substantially the junction capacitance under the source/drain contacts, thereby improving punch-through characteristic while maintaining device performance.

  Recently Added Patents
System and apparatus for control of published content
Method and system for reciprocal mixing cancellation of wideband modulated blockers
Digital signal processing apparatus, liquid crystal display apparatus, digital signal processing method and computer program
Servomotor control circuit
Distortion estimation for quantized data
Statistical information collection from one or more device(s) in storage communication with a computing platform
Time sharing type autostereoscopic display apparatus and method for driving the same
  Randomly Featured Patents
Case particularly for deodorants, insecticides, moth-repellant with a snap opening and closing mechanism
Casting handle for fishing rod
Method for crystallization of fructose
Erbium-doped planar optical device
Method for oil recovery
Method of laying out a data center using a plurality of thermal simulators
Memory device, circuits and methods for operating a memory device
Water-proof type oxygen sensor
Multiplexer, demultiplexer and multiplex communication system
Elongated illuminators configuration for LCD displays