Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Structure and method for fabricating a field effect transistor with a self-aligned anti-punchthrough implant channel










Image Number 3 for United States Patent #6285061.

A structure and method for fabricating a field effect transistor (FET) having improved drain to source punchthrough properties was achieved. The method utilizes the selective deposition of silicon oxide by a Liquid Phase Deposition (LPD) method to form a self-aligning implant mask. The mask is then used to implant a buried anti-punchthrough implant channel under and aligned to the gate electrode of the FET. The buried implant reduces the depletion width at the substrate to source/drain junction under the gate electrode but does not increase substantially the junction capacitance under the source/drain contacts, thereby improving punch-through characteristic while maintaining device performance.








 
 
  Recently Added Patents
Method for growing group III-nitride crystals in supercritical ammonia using an autoclave
Isolation rings for blocking the interface between package components and the respective molding compound
Method and apparatus for executing load distributed printing
Lifting apparatus
Out-of-order load/store queue structure
Location-based method to specify ratio frequency spectrum rights
Organic light emitting display apparatus
  Randomly Featured Patents
Two-stage hydraulic valves
Method for continuously making a semiconductor device
Method for detecting drilling fluid in the annulus of a cased wellbore
Frequency modulation method and device for high intensity discharge lamp
Variable speed motor
Multimedia frame relay codec
Tension leg platform and method of instalation therefor
Method for making a light emitting diode having a P-N junction doped with one or more luminescent activator ions
Multiple fuel burner and usage in rotary kilns
Process for pure duloxetine hydrochloride