Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Structure and method for fabricating a field effect transistor with a self-aligned anti-punchthrough implant channel










Image Number 3 for United States Patent #6285061.

A structure and method for fabricating a field effect transistor (FET) having improved drain to source punchthrough properties was achieved. The method utilizes the selective deposition of silicon oxide by a Liquid Phase Deposition (LPD) method to form a self-aligning implant mask. The mask is then used to implant a buried anti-punchthrough implant channel under and aligned to the gate electrode of the FET. The buried implant reduces the depletion width at the substrate to source/drain junction under the gate electrode but does not increase substantially the junction capacitance under the source/drain contacts, thereby improving punch-through characteristic while maintaining device performance.








 
 
  Recently Added Patents
Keyswitch controller
System and method for detecting crop rows in an agricultural field
Method for computer-based determination of a position in a map, navigation device and mobile radio telephone
Coated article and method for making the same
Support for a portable electronic device
Method and apparatus for representing sensory effects and computer readable recording medium storing user sensory preference metadata
Generating a representation of an object of interest
  Randomly Featured Patents
Ink ribbon cassette
Submerged ammonia removal system and method
Communication controller
Servo control device
Light source presuming method and apparatus
High-energy low-voltage surge arrester
Bike link for securing a bike
Abstracted node discovery
Combustion chamber of internal combustion engine
Locking three-way clamp