Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Structure and method for fabricating a field effect transistor with a self-aligned anti-punchthrough implant channel










Image Number 3 for United States Patent #6285061.

A structure and method for fabricating a field effect transistor (FET) having improved drain to source punchthrough properties was achieved. The method utilizes the selective deposition of silicon oxide by a Liquid Phase Deposition (LPD) method to form a self-aligning implant mask. The mask is then used to implant a buried anti-punchthrough implant channel under and aligned to the gate electrode of the FET. The buried implant reduces the depletion width at the substrate to source/drain junction under the gate electrode but does not increase substantially the junction capacitance under the source/drain contacts, thereby improving punch-through characteristic while maintaining device performance.








 
 
  Recently Added Patents
Techniques for image segment accumulation in document rendering
Specimen preparation device, and control method in specimen preparation device
Semiconductor device and method for fabricating the same
Semiconductor device
Composite conductive pads/plugs for surface-applied nerve-muscle electrical stimulation
Wrench head
Coreference resolution in an ambiguity-sensitive natural language processing system
  Randomly Featured Patents
Power steering assembly
Washer for bearing races
Intensive cultivation
Barrel composter
Dual-frequency microwave radio antenna system
Inflator for air bags
Gas monitor testing apparatus, method, and system
Grooving pattern for grooved fluid bearing
Electrical connection construction between electrical connection box and electronic circuit unit
Resistor mirror