Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Structure and method for fabricating a field effect transistor with a self-aligned anti-punchthrough implant channel










Image Number 3 for United States Patent #6285061.

A structure and method for fabricating a field effect transistor (FET) having improved drain to source punchthrough properties was achieved. The method utilizes the selective deposition of silicon oxide by a Liquid Phase Deposition (LPD) method to form a self-aligning implant mask. The mask is then used to implant a buried anti-punchthrough implant channel under and aligned to the gate electrode of the FET. The buried implant reduces the depletion width at the substrate to source/drain junction under the gate electrode but does not increase substantially the junction capacitance under the source/drain contacts, thereby improving punch-through characteristic while maintaining device performance.








 
 
  Recently Added Patents
Elastic polypropylene-based film compositions
Event handling in an integrated execution environment
Apparatus and method for efficient transmission of acknowledgements
Grounding fitting
Semiconductor device and manufacturing method thereof
Integrated testing circuitry for high-frequency receiver integrated circuits
Control apparatus for autonomous operating vehicle
  Randomly Featured Patents
System for controlling optical transceivers
Platform-independent communications protocol supporting communications between a processor and subsystem controller
Shutter structure and automatic transaction apparatus
Odor remover device
Power transmitting mechanism
Non-yellowing tape article
High linearity Gilbert I Q dual mixer
Process for the preparation of alkoxytriazolinones
Ambulatory medical apparatus and method using a robust communication protocol
Fuel dispensing system