Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Structure and method for fabricating a field effect transistor with a self-aligned anti-punchthrough implant channel










Image Number 3 for United States Patent #6285061.

A structure and method for fabricating a field effect transistor (FET) having improved drain to source punchthrough properties was achieved. The method utilizes the selective deposition of silicon oxide by a Liquid Phase Deposition (LPD) method to form a self-aligning implant mask. The mask is then used to implant a buried anti-punchthrough implant channel under and aligned to the gate electrode of the FET. The buried implant reduces the depletion width at the substrate to source/drain junction under the gate electrode but does not increase substantially the junction capacitance under the source/drain contacts, thereby improving punch-through characteristic while maintaining device performance.








 
 
  Recently Added Patents
Methods and systems for flicker correction
Representing polarized light in computer models
Device to facilitate moving an electrical cable of an electric vehicle charging station and method of providing the same
Semiconductor device and manufacturing method thereof
Method of manufacturing III-nitride crystal
Near-field optical disk having surface plasmon amplification by stimulated emission of radiation
Dehydratable hygiene articles
  Randomly Featured Patents
2,6-Dinitroaniline herbicides
Full time lean running aircraft piston engine
Self-retained RFI suppression choke for electric motor
Adaptable tree blind for ladder strand and tree stands
Methods and apparatus for producing coherent or monolithic elements
Multi-walled steel pipe
System and method for producing folded articles
Electrochemical cell structure employing electrode support for the seal
Dispenser with doses' counter
Language input interface on a device