Resources Contact Us Home
Structure and method for fabricating a field effect transistor with a self-aligned anti-punchthrough implant channel

Image Number 3 for United States Patent #6285061.

A structure and method for fabricating a field effect transistor (FET) having improved drain to source punchthrough properties was achieved. The method utilizes the selective deposition of silicon oxide by a Liquid Phase Deposition (LPD) method to form a self-aligning implant mask. The mask is then used to implant a buried anti-punchthrough implant channel under and aligned to the gate electrode of the FET. The buried implant reduces the depletion width at the substrate to source/drain junction under the gate electrode but does not increase substantially the junction capacitance under the source/drain contacts, thereby improving punch-through characteristic while maintaining device performance.

  Recently Added Patents
Device and method for processing input data of protective relay
Apparatus and method to reduce noise in magnetic resonance imaging systems
Device for accurately measuring concentration of component in blood and control method of the device
Method and system for physical verification using network segment current
Compatibility check
Extensible framework for client-based active network measurement
Systems and methods for providing power and data to lighting devices
  Randomly Featured Patents
Apparatus for filling a hollow and closed system provided with only one filling aperture
Grating-type optical component and method of manufacturing the same
Removal of vapor gas generated by an oil-containing material
Closure device particularly for ski boots
Network management
Compositions, methods, and systems for reducing contamination
Reverse auction method and system for non-commodity goods, services and systems
Negative electrode for rechargeable battery
Breath test for the diagnosis of Helicobacter pylori infection in the gastrointestinal tract
System and method for grouping mail pieces in a sorter