Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Structure and method for fabricating a field effect transistor with a self-aligned anti-punchthrough implant channel










Image Number 3 for United States Patent #6285061.

A structure and method for fabricating a field effect transistor (FET) having improved drain to source punchthrough properties was achieved. The method utilizes the selective deposition of silicon oxide by a Liquid Phase Deposition (LPD) method to form a self-aligning implant mask. The mask is then used to implant a buried anti-punchthrough implant channel under and aligned to the gate electrode of the FET. The buried implant reduces the depletion width at the substrate to source/drain junction under the gate electrode but does not increase substantially the junction capacitance under the source/drain contacts, thereby improving punch-through characteristic while maintaining device performance.








 
 
  Recently Added Patents
Fuser member
Dry-cooling unit with gravity-assisted coolant flow
Systems and methods for analyzing telecommunications invoices for payment
Acoustic echo cancellation
Salts and polymorphs of desazadesferrithiocin polyether analogues as metal chelation agents
Cell reselection and handover with multimedia broadcast/multicast service
Powerline communication receiver
  Randomly Featured Patents
Safety device for a vessel under gas pressure
Gastroretentive controlled release microspheres for improved drug delivery
Device for suspending flexible and semi-flexible pipes on structures at sea
Mixer circuits and methods
Liquid crystal display device for preventing abnormal drive of liquid crystal module
Cellular phone strap
Adjustable mount for a gas control valve of a water heater
Wireless communication terminal and connection setup method for use in wireless network
Variable-orientation magnetic field application apparatus for load application means
Optical switching arrangement for a sewing machine