Resources Contact Us Home
Structure and method for fabricating a field effect transistor with a self-aligned anti-punchthrough implant channel

Image Number 3 for United States Patent #6285061.

A structure and method for fabricating a field effect transistor (FET) having improved drain to source punchthrough properties was achieved. The method utilizes the selective deposition of silicon oxide by a Liquid Phase Deposition (LPD) method to form a self-aligning implant mask. The mask is then used to implant a buried anti-punchthrough implant channel under and aligned to the gate electrode of the FET. The buried implant reduces the depletion width at the substrate to source/drain junction under the gate electrode but does not increase substantially the junction capacitance under the source/drain contacts, thereby improving punch-through characteristic while maintaining device performance.

  Recently Added Patents
Information processing apparatus, information processing method, and program
System and method for reliable packet data transport in a computer network
Fiber optic cables and assemblies for fiber toward the subscriber applications
Semiconductor chip, stack module, and memory card
High performance actuator motor
Flame retardant thermoplastic elastomers
Artificial engine sound control unit, approaching vehicle audible system, and electric vehicle having them
  Randomly Featured Patents
Method for operating drive control units in a motor vehicle, and motor vehicle
Gelled hydrocarbons for oilfield processes, phosphate ester compounds useful in gellation of hydrocarbons and methods for production and use thereof
Display case
Method of two dimensional feature model calibration and optimization
Photoelectric conversion device, its manufacturing method, and image pickup device
Coating delivered as bubbles
Apparatus for supplying and sealing flat articles
Method for producing a reduced-pressure shaped mould
Defect inspection method and disk drive using same
Session initiation protocol enabled set-top device