Resources Contact Us Home
Structure and method for fabricating a field effect transistor with a self-aligned anti-punchthrough implant channel

Image Number 3 for United States Patent #6285061.

A structure and method for fabricating a field effect transistor (FET) having improved drain to source punchthrough properties was achieved. The method utilizes the selective deposition of silicon oxide by a Liquid Phase Deposition (LPD) method to form a self-aligning implant mask. The mask is then used to implant a buried anti-punchthrough implant channel under and aligned to the gate electrode of the FET. The buried implant reduces the depletion width at the substrate to source/drain junction under the gate electrode but does not increase substantially the junction capacitance under the source/drain contacts, thereby improving punch-through characteristic while maintaining device performance.

  Recently Added Patents
Extensible, filtered lists for mobile device user interface
Method and system for simulating superimposition of a non-linearly stretchable object upon a base object using representative images
Image processing device, image forming apparatus, and non-transitory computer readable recording medium
Mobility management in a communications system
Semiconductor devices and methods for changing operating characteristics and semiconductor systems including the same
Method and system for parallelizing data copy in a distributed file system
Method for controlled layer transfer
  Randomly Featured Patents
Adjustable athletic shoe weight assembly
Cable bracket apparatus
Facsimile apparatus having magnetic tape recording apparatus for data storage
Adaptive zonal coder
Channel estimation with co-channel pilots suppression
Leaky waveguide continuous slot antenna
Crutch sling leg support apparatus and method
Method and system for opening/blocking service
Compensator for polarization-mode dispersion compensation