Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Structure and method for fabricating a field effect transistor with a self-aligned anti-punchthrough implant channel










Image Number 3 for United States Patent #6285061.

A structure and method for fabricating a field effect transistor (FET) having improved drain to source punchthrough properties was achieved. The method utilizes the selective deposition of silicon oxide by a Liquid Phase Deposition (LPD) method to form a self-aligning implant mask. The mask is then used to implant a buried anti-punchthrough implant channel under and aligned to the gate electrode of the FET. The buried implant reduces the depletion width at the substrate to source/drain junction under the gate electrode but does not increase substantially the junction capacitance under the source/drain contacts, thereby improving punch-through characteristic while maintaining device performance.








 
 
  Recently Added Patents
Making transparent capacitor with multi-layer grid
Sabatier process and apparatus for controlling exothermic reaction
Analysis of methylation using nucleic acid arrays
Systems and methods for providing a video playlist
Systems and methods for controlling registration of advancing substrates in absorbent article converting lines
Image processing apparatus and method having defective pixel detection and correction ability
Thermally efficient busway
  Randomly Featured Patents
System for connecting an inhalation agent container to a vaporizer
Baby spoon
Weight bench with dumbbell supports
Musical instrument self-tuning system with capo mode
Heat storage material comprising calcium chloride-hexahydrate and a nucleating agent
System for removably placing a pad on a shoe
Immersion can coating apparatus and method
Post wire guide latching means
Thru-wall web processing apparatus
Method and apparatus of ultrasonic flaw detection