Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Structure and method for fabricating a field effect transistor with a self-aligned anti-punchthrough implant channel










Image Number 3 for United States Patent #6285061.

A structure and method for fabricating a field effect transistor (FET) having improved drain to source punchthrough properties was achieved. The method utilizes the selective deposition of silicon oxide by a Liquid Phase Deposition (LPD) method to form a self-aligning implant mask. The mask is then used to implant a buried anti-punchthrough implant channel under and aligned to the gate electrode of the FET. The buried implant reduces the depletion width at the substrate to source/drain junction under the gate electrode but does not increase substantially the junction capacitance under the source/drain contacts, thereby improving punch-through characteristic while maintaining device performance.








 
 
  Recently Added Patents
Securing information by hiding identity on a computing device
Single mode optical fiber with improved bend performance
3D structured memory devices and methods for manufacturing thereof
Storage system, control method therefor, and program
(4930
System and method for secure power systems infrastructure communications
Blend polymer gas separation membrane
  Randomly Featured Patents
High capacity absorbent structure and method for producing same
Cuffed nasal airway and anesthetic wand system
Metal alloys for the reflective or the semi-reflective layer of an optical storage medium
High-capacity affinity supports and methods for the preparation and use of same
Process and apparatus for drying and powderizing material
Plug-through transient voltage surge suppression
Method and apparatus for culling
Directable decorative lantern with motion sensor
Process for the optical resolution of racemic mixtures of .alpha.-naphthyl-propionic acids
Ceramic base for glass halogen lamps