Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Structure and method for fabricating a field effect transistor with a self-aligned anti-punchthrough implant channel










Image Number 3 for United States Patent #6285061.

A structure and method for fabricating a field effect transistor (FET) having improved drain to source punchthrough properties was achieved. The method utilizes the selective deposition of silicon oxide by a Liquid Phase Deposition (LPD) method to form a self-aligning implant mask. The mask is then used to implant a buried anti-punchthrough implant channel under and aligned to the gate electrode of the FET. The buried implant reduces the depletion width at the substrate to source/drain junction under the gate electrode but does not increase substantially the junction capacitance under the source/drain contacts, thereby improving punch-through characteristic while maintaining device performance.








 
 
  Recently Added Patents
Error recovery storage along a memory string
Transcoded images for improved trick play
Bandpass filter and radio communication module and radio communication device using the same
Solid-state imaging device and electronic apparatus with antireflection structure
Spectral sensor for checking documents of value
Circuit board and display panel assembly having the same
Flat panel display
  Randomly Featured Patents
Graded-refractive-index optical plastic material and method for its production
Fringe field switching mode LCD
System and method for insurance vendor self-audits
Array antenna transceiver and calibrating method of transmission route used for the same
Micropump, tube unit, and control unit
Metal-deposited polyester film capacitor
Optical fiber waveguide
Recording medium and recording/reproduction apparatus therefor
Brick control device and method
Methods of diagnosing and monitoring rheumatic diseases