Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Structure and method for fabricating a field effect transistor with a self-aligned anti-punchthrough implant channel










Image Number 3 for United States Patent #6285061.

A structure and method for fabricating a field effect transistor (FET) having improved drain to source punchthrough properties was achieved. The method utilizes the selective deposition of silicon oxide by a Liquid Phase Deposition (LPD) method to form a self-aligning implant mask. The mask is then used to implant a buried anti-punchthrough implant channel under and aligned to the gate electrode of the FET. The buried implant reduces the depletion width at the substrate to source/drain junction under the gate electrode but does not increase substantially the junction capacitance under the source/drain contacts, thereby improving punch-through characteristic while maintaining device performance.








 
 
  Recently Added Patents
Voice recognition terminal
Secure distribution of media data
Magnetic resonance tomography apparatus and method wherein the position of a local coil is detected by reflected electromagnetic waves
Maize hybrid X95C379
Circuit sharing time delay integrator
Resettable memory apparatuses and design
Battery pack
  Randomly Featured Patents
Hierarchical delay lock loop code tracking system
Method for producing large reinforced seamless casings and the product obtained therefrom
Solar gazing globe
Digital intraoral X-ray photography method and holder for picture plate or X-ray film
Write on reference mesh
Semiconductor device including asymmetric sense amplifier
Linear motor film gate for telecine
Disposable smoke hood with mask and dual strap arrangement
Electrical connector
Vacuum cleaner handle portion