Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Structure and method for fabricating a field effect transistor with a self-aligned anti-punchthrough implant channel










Image Number 3 for United States Patent #6285061.

A structure and method for fabricating a field effect transistor (FET) having improved drain to source punchthrough properties was achieved. The method utilizes the selective deposition of silicon oxide by a Liquid Phase Deposition (LPD) method to form a self-aligning implant mask. The mask is then used to implant a buried anti-punchthrough implant channel under and aligned to the gate electrode of the FET. The buried implant reduces the depletion width at the substrate to source/drain junction under the gate electrode but does not increase substantially the junction capacitance under the source/drain contacts, thereby improving punch-through characteristic while maintaining device performance.








 
 
  Recently Added Patents
Asymmetric switching rectifier
Method and system of a sensor interface having dynamic automatic gain control
Method for producing coated steel sheet
Transmitting a synchronizing signal in a packet network
Complete context search system
Note tab
Highly specialized application protocol for email and SMS and message notification handling and display
  Randomly Featured Patents
Patient lifting and transporting apparatus
Vehicle front bumper cover
Safety relief valve for pressure vessels
Bulk film loader or similar article
Magnetically coupling near-field RFID antenna
Digital signature generator /verifier/ recorder (DS-GVR) for analog transmissions
System and method for generating profile morphing using cephalometric tracing data
Chassis cover with a stabilizing stand
Control apparatus having a pulse induction position sensor
Method for recovering fluorine-containing emulsifier