Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Structure and method for fabricating a field effect transistor with a self-aligned anti-punchthrough implant channel










Image Number 3 for United States Patent #6285061.

A structure and method for fabricating a field effect transistor (FET) having improved drain to source punchthrough properties was achieved. The method utilizes the selective deposition of silicon oxide by a Liquid Phase Deposition (LPD) method to form a self-aligning implant mask. The mask is then used to implant a buried anti-punchthrough implant channel under and aligned to the gate electrode of the FET. The buried implant reduces the depletion width at the substrate to source/drain junction under the gate electrode but does not increase substantially the junction capacitance under the source/drain contacts, thereby improving punch-through characteristic while maintaining device performance.








 
 
  Recently Added Patents
Methods and systems for temporarily sharing position data between mobile-device users
Orbing and lighting systems
Apparatus and method for discharging capacitor of input filter of power supply, and power supply including the apparatus
Method of manufacturing nitride semiconductor and nitride semiconductor element
Efficient implementation of hash algorithm on a processor
Domestic soda-water preparing device
Probe for ultrasound diagnostic apparatus
  Randomly Featured Patents
Diallyl dichloroacetmide herbicide antidote
Electronic circuit card having transient-tolerant distribution planes
Container for fluids
Light modulator, light source using the light modulator, display apparatus using the light modulator, and method for driving the light modulator
Audience control barrier
Sintered alumina-based ceramics and process for producing same
Multi-fabric garment
Method of operating a progressive gaming device
Photovoltaic cells
Golf simulation game apparatus