Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Structure and method for fabricating a field effect transistor with a self-aligned anti-punchthrough implant channel










Image Number 3 for United States Patent #6285061.

A structure and method for fabricating a field effect transistor (FET) having improved drain to source punchthrough properties was achieved. The method utilizes the selective deposition of silicon oxide by a Liquid Phase Deposition (LPD) method to form a self-aligning implant mask. The mask is then used to implant a buried anti-punchthrough implant channel under and aligned to the gate electrode of the FET. The buried implant reduces the depletion width at the substrate to source/drain junction under the gate electrode but does not increase substantially the junction capacitance under the source/drain contacts, thereby improving punch-through characteristic while maintaining device performance.








 
 
  Recently Added Patents
System and method for determining payroll related insurance premiums
Output circuit
Integrated circuit with electromagnetic intrachip communication and methods for use therewith
Antenna module and wireless communication apparatus
Post-processing including median filtering of noise suppression gains
Reliable and accurate usage detection of a software application
Magnifying glass
  Randomly Featured Patents
System and method for enabling transactions between a web server and an automated teller machine over the internet
Data packet switch and method of operating same
Striping apparatus of a circular knitting machine
Illuminated flying disc
Liquid crystal display device with a counter voltage line intersecting the drain lines
Extruded porous substrate having inorganic bonds
Bath accessory base
Portion of an appliance
Scavengers for removal of acid gases from fluid streams
Thin film transistor and method of forming thin film transistor