Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Structure and method for fabricating a field effect transistor with a self-aligned anti-punchthrough implant channel










Image Number 3 for United States Patent #6285061.

A structure and method for fabricating a field effect transistor (FET) having improved drain to source punchthrough properties was achieved. The method utilizes the selective deposition of silicon oxide by a Liquid Phase Deposition (LPD) method to form a self-aligning implant mask. The mask is then used to implant a buried anti-punchthrough implant channel under and aligned to the gate electrode of the FET. The buried implant reduces the depletion width at the substrate to source/drain junction under the gate electrode but does not increase substantially the junction capacitance under the source/drain contacts, thereby improving punch-through characteristic while maintaining device performance.








 
 
  Recently Added Patents
Data consumption framework for semantic objects
Display screen with graphical user interface
Vehicle display system or projection display for a motor vehicle, and calibration method
Glove
Non-aqueous solution process for the preparation of cross-linked polymers
Method for determining an object class of an object, from which light is emitted and/or reflected to a vehicle
Use of LPA for encouraging pregnancy, and fertility agent
  Randomly Featured Patents
Hydrolyzable and polymerizable vinylcyclopropane silanes
Roof scaffold bracket
Cooled liner apparatus
Ribbed cleaning apparatus for disk cartridges
Current resonance type switching power source
Microwave plasma CVD method for coating a substrate with high thermal-conductivity diamond material
System and method for controlling facsimile apparatus in response to a computer generated signal or a CNG signal
Enclosure for automated banking machine
Electrical cord storage and dispensing organizer
Container