Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Structure and method for fabricating a field effect transistor with a self-aligned anti-punchthrough implant channel










Image Number 3 for United States Patent #6285061.

A structure and method for fabricating a field effect transistor (FET) having improved drain to source punchthrough properties was achieved. The method utilizes the selective deposition of silicon oxide by a Liquid Phase Deposition (LPD) method to form a self-aligning implant mask. The mask is then used to implant a buried anti-punchthrough implant channel under and aligned to the gate electrode of the FET. The buried implant reduces the depletion width at the substrate to source/drain junction under the gate electrode but does not increase substantially the junction capacitance under the source/drain contacts, thereby improving punch-through characteristic while maintaining device performance.








 
 
  Recently Added Patents
System and method for distributed security
Method for counting and segmenting viral particles in an image
Method and system for delivering and executing virtual container on logical partition of target computing device
Systems and methods for synchronizing and controlling multiple image sensors
Soybean cultivar CL1013663
Interconnecting virtual domains
Plants and seeds of hybrid corn variety CH717591
  Randomly Featured Patents
Cell selection in mobile communications
Process of concentrating a dilute sulfuric acid in a three-stage forced-circulation vacuum evaporation plant
Digital phase locked loop circuit
Inhibition of thromboxane synthetase with 3-(imidazol-1-ylalkyl)indoles
Optical integrator means for intensity modification of Gaussian beam
Process for the trimerization of unsaturated fatty acids
Stirring or agitating mills
Broadcast messaging in wireless communication networks
Method for separating gas mixtures by means of pressure changing adsorption technique
Water treatment device