Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Structure and method for fabricating a field effect transistor with a self-aligned anti-punchthrough implant channel










Image Number 3 for United States Patent #6285061.

A structure and method for fabricating a field effect transistor (FET) having improved drain to source punchthrough properties was achieved. The method utilizes the selective deposition of silicon oxide by a Liquid Phase Deposition (LPD) method to form a self-aligning implant mask. The mask is then used to implant a buried anti-punchthrough implant channel under and aligned to the gate electrode of the FET. The buried implant reduces the depletion width at the substrate to source/drain junction under the gate electrode but does not increase substantially the junction capacitance under the source/drain contacts, thereby improving punch-through characteristic while maintaining device performance.








 
 
  Recently Added Patents
Leaky wave mode solar receiver
Semiconductor memory device
Intelligent and automated code deployment
Process for filtering interferograms obtained from SAR images acquired on the same area
Selecting input/output components of a mobile terminal
Display fixture for highlighting products
Nonvolatile semiconductor memory device
  Randomly Featured Patents
Actuator device for an electric window winder
Ion selective membranes for use in ion sensing electrodes
Method of simulated engraved printing
Methods and kits for indirect labeling of nucleic acids
Chemical synthesis of 1,3-disubstituted quinazolinediones
Hall sensor arrangement and use of a hall sensor arrangement in a belt lock
Spoke for reel
Thermal dye transfer receiving element with polyester dye image-receiving
Vent valve arrangement and method of making the same
Measuring device