Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Structure and method for fabricating a field effect transistor with a self-aligned anti-punchthrough implant channel










Image Number 3 for United States Patent #6285061.

A structure and method for fabricating a field effect transistor (FET) having improved drain to source punchthrough properties was achieved. The method utilizes the selective deposition of silicon oxide by a Liquid Phase Deposition (LPD) method to form a self-aligning implant mask. The mask is then used to implant a buried anti-punchthrough implant channel under and aligned to the gate electrode of the FET. The buried implant reduces the depletion width at the substrate to source/drain junction under the gate electrode but does not increase substantially the junction capacitance under the source/drain contacts, thereby improving punch-through characteristic while maintaining device performance.








 
 
  Recently Added Patents
Compositions of quaternary ammonium compounds containing bioavailability enhancers
Data latch circuit and electronic device
(4930
Automatic stop and restart device for an engine
Dye-sensitized solar cell, dye-sensitized solar cell module, and coating liquid for forming electrolyte layer
Pharmaceutical dosage form
Detachably integrated battery charger for mobile cell phones and like devices
  Randomly Featured Patents
Combination golf club and weeding device
Modified polytetrafluoroethylene resins and blends thereof
Wick assembly for dispensing a volatile liquid from a container and method of assembling same
Microcomputer including a flash memory and a flash memory rewrite program stored therein
Emergency lighting fixture
Immunoassay
Lightweight concrete compositions containing antimicrobial agents
Roofing granules
Large lift-up with cover
Nand-structured flash memory