Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Structure and method for fabricating a field effect transistor with a self-aligned anti-punchthrough implant channel










Image Number 3 for United States Patent #6285061.

A structure and method for fabricating a field effect transistor (FET) having improved drain to source punchthrough properties was achieved. The method utilizes the selective deposition of silicon oxide by a Liquid Phase Deposition (LPD) method to form a self-aligning implant mask. The mask is then used to implant a buried anti-punchthrough implant channel under and aligned to the gate electrode of the FET. The buried implant reduces the depletion width at the substrate to source/drain junction under the gate electrode but does not increase substantially the junction capacitance under the source/drain contacts, thereby improving punch-through characteristic while maintaining device performance.








 
 
  Recently Added Patents
Pizza stone
Display apparatus
Coordinate measuring device and method for measuring with a coordinate measuring device
Actuators and moveable elements with position sensing
Methods for selective reverse mask planarization and interconnect structures formed thereby
Multi-dimensional tuple support in rule engines
Polyester resin for toner, electrostatic charge image developing toner, electrostatic charge image developer, toner cartridge, process cartridge, image forming apparatus, and image forming met
  Randomly Featured Patents
Portable thermoelectric cooling and heating appliance device and method of using
Anti-vibration leg unit
Method of fabricating anti-stiction micromachined structures
Heat-dissipated mechanism for outer-rotor type brushless DC fan motor
Transportable satellite communication station including double-expandable trailer
Method for making paper dunnage
Microwave shielding apparatus
Key array for a handset
Internal shoe drum brake
Self-lubricated and-adjusted piston ring