Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Structure and method for fabricating a field effect transistor with a self-aligned anti-punchthrough implant channel










Image Number 3 for United States Patent #6285061.

A structure and method for fabricating a field effect transistor (FET) having improved drain to source punchthrough properties was achieved. The method utilizes the selective deposition of silicon oxide by a Liquid Phase Deposition (LPD) method to form a self-aligning implant mask. The mask is then used to implant a buried anti-punchthrough implant channel under and aligned to the gate electrode of the FET. The buried implant reduces the depletion width at the substrate to source/drain junction under the gate electrode but does not increase substantially the junction capacitance under the source/drain contacts, thereby improving punch-through characteristic while maintaining device performance.








 
 
  Recently Added Patents
Apparatus and method for manufacturing microneedles
Establishing a graphical user interface (`GUI`) theme
Adaptive input interface
Analog-to-digital converter control using signal objects
Nanofibers containing latent reactive groups
Method and system for automatically hiding irrelevant parts of hierarchical structures in computer user interfaces
Address generation unit for accessing a multi-dimensional data structure in a desired pattern
  Randomly Featured Patents
Process for producing acetic anhydride alone or acetic anhydride and acetic acid
Ink jet recording sheet and image forming method
Method and apparatus for memory self testing
Methods and apparatus for maintaining network addresses
Animal litter
Structure of tape player/recorder magnetic head cleaner
Buccal, polar and non-polar spray containing zolpidem
Chrysanthemum plant named `Amadora Red`
Screening assays for compounds that cause apoptosis
Combiner for superimposing a display image on to an image of an external scene