Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Structure and method for fabricating a field effect transistor with a self-aligned anti-punchthrough implant channel










Image Number 3 for United States Patent #6285061.

A structure and method for fabricating a field effect transistor (FET) having improved drain to source punchthrough properties was achieved. The method utilizes the selective deposition of silicon oxide by a Liquid Phase Deposition (LPD) method to form a self-aligning implant mask. The mask is then used to implant a buried anti-punchthrough implant channel under and aligned to the gate electrode of the FET. The buried implant reduces the depletion width at the substrate to source/drain junction under the gate electrode but does not increase substantially the junction capacitance under the source/drain contacts, thereby improving punch-through characteristic while maintaining device performance.








 
 
  Recently Added Patents
Modulators of cystic fibrosis transmembrane conductance regulator
Pattern generation method and pattern generation program
Portable electronic device housing including hinge
Artifact removal in nuclear images
Integrated projector system
Apparatus for merging spatial audio streams
Bipolar junction transistor with a self-aligned emitter and base
  Randomly Featured Patents
Circuit protection device and method of manufacturing the same
Dynamic sense-refresh detector amplifier
Range finder
Pet litter material
Impingement cooling of gas turbine blades or vanes
Component fixing method
Method for bandwidth recovery of communication system
Pocket knife with retractable blade
Edge gap sealing arrangement for the lid of an automobile roof
Laminated safety glass