Resources Contact Us Home
Structure and method for fabricating a field effect transistor with a self-aligned anti-punchthrough implant channel

Image Number 3 for United States Patent #6285061.

A structure and method for fabricating a field effect transistor (FET) having improved drain to source punchthrough properties was achieved. The method utilizes the selective deposition of silicon oxide by a Liquid Phase Deposition (LPD) method to form a self-aligning implant mask. The mask is then used to implant a buried anti-punchthrough implant channel under and aligned to the gate electrode of the FET. The buried implant reduces the depletion width at the substrate to source/drain junction under the gate electrode but does not increase substantially the junction capacitance under the source/drain contacts, thereby improving punch-through characteristic while maintaining device performance.

  Recently Added Patents
System and method for logical separation of a server by using client virtualization
Systems and methods to provide communication history for communication devices
Optical splitter device
Liquid crystal display device
Fluorescent molecule and method for detecting target nucleic acid
Phase lock loop with injection pulse control
Driving support device, method, and program
  Randomly Featured Patents
Pocket business card dispenser
Electrostatic device and game
Shell of an electronic device
Deployable space panel structure
Composite heat sink
Process for producing carbostyril derivatives
Method and system for interacting with devices having different capabilities
Direct current/direct current converter with multiple outputs
Holder for pocket square
Method and system to integrate existing user and group definitions in a database server with heterogeneous application servers