Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Structure and method for fabricating a field effect transistor with a self-aligned anti-punchthrough implant channel










Image Number 3 for United States Patent #6285061.

A structure and method for fabricating a field effect transistor (FET) having improved drain to source punchthrough properties was achieved. The method utilizes the selective deposition of silicon oxide by a Liquid Phase Deposition (LPD) method to form a self-aligning implant mask. The mask is then used to implant a buried anti-punchthrough implant channel under and aligned to the gate electrode of the FET. The buried implant reduces the depletion width at the substrate to source/drain junction under the gate electrode but does not increase substantially the junction capacitance under the source/drain contacts, thereby improving punch-through characteristic while maintaining device performance.








 
 
  Recently Added Patents
Nacelle cover
Permanent magnet axial field zeeman slower
Apparatus and method for phase synchronization in radio frequency transmitters
Organic electroluminescence device
Cabinet door with tread pattern
Battery loading and unloading mechanism
Method for producing interferon alpha 5
  Randomly Featured Patents
Induced draft fryer
Computer monitor face
Article removal and pilferage detection system and apparatus
Pulse-width control loop for clock with pulse-width ratio within wide range
Artistic method and kit for creating an art form
Method of forming a photoresist pattern
Detergent compositions
Method and system for extending the life of a vehicle
Optical module
Control panel for exercise equipment