Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method of fabricating a semiconductor device with elevated source/drain regions










Image Number 5 for United States Patent #6265272.

A fabrication process of forming a semiconductor device with elevated source/drain regions on a substrate is disclosed. The elevated portion of the source/drain regions is provided as a reactant for a later metallization process, thereby preventing the consumption of too much silicon contained in the source/drain regions. First, an elevated silicon layer is formed on portions of a substrate for forming source/drain regions of a semiconductor device. Next, a gate dielectric layer and a gate electrode layer are formed on the elevated silicon layer successively to construct a gate structure. Then, a lightly doped ion implantation process, a process of forming a sidewall spacer and a heavily doped ion implantation process are performed successively. Thus, the elevated silicon layer can be used as a reactant while performing a self-aligned silicidization process.








 
 
  Recently Added Patents
Optical switching device and communications system
Power management implementation in an optical link
Pressure washer
Techniques for accessing a parallel database system via external programs using vertical and/or horizontal partitioning
Visual indicator of online backup
Selecting one of a plurality of print modes based on pixel coverage of a document
Reactor core of liquid metal cooled reactor
  Randomly Featured Patents
Tubular valve device
Christmas tree transport and storage satchel
Quick assembly and knockdown building structure
Methods for processing security documents
Method and apparatus for forming an image with a reversible thermosensitive medium
Method and device for measuring integrated circuit power supply noise and calibration of power supply noise analysis models
Power steering system including piston damping mechanism
Table
Glass repair method and apparatus
Environmental test apparatus