Resources Contact Us Home
Method of fabricating a semiconductor device with elevated source/drain regions

Image Number 5 for United States Patent #6265272.

A fabrication process of forming a semiconductor device with elevated source/drain regions on a substrate is disclosed. The elevated portion of the source/drain regions is provided as a reactant for a later metallization process, thereby preventing the consumption of too much silicon contained in the source/drain regions. First, an elevated silicon layer is formed on portions of a substrate for forming source/drain regions of a semiconductor device. Next, a gate dielectric layer and a gate electrode layer are formed on the elevated silicon layer successively to construct a gate structure. Then, a lightly doped ion implantation process, a process of forming a sidewall spacer and a heavily doped ion implantation process are performed successively. Thus, the elevated silicon layer can be used as a reactant while performing a self-aligned silicidization process.

  Recently Added Patents
Remote controller
Support for a portable electronic device
Stabilization of dicarbonate diesters with protonic acids
Multi-user remote health monitoring system with biometrics support
Precision geolocation of moving or fixed transmitters using multiple observers
Gaming machine certificate creation and management
Non-volatile semiconductor memory and data processing method in non-volatile semiconductor memory
  Randomly Featured Patents
Tubular heat exchanger
Shock tube initiator
MnMgCuZn ferrite material
Elongase gene and uses thereof
Inbred maize line PH87P
Adjustable shooting rests and shooting rest assemblies
Process for preparing .beta.-Ketocarbonyl-functional organosilicon compounds
Galvanic cell with a polymer electrode
Master-slave bistable latch with clock input control