Resources Contact Us Home
Method of fabricating a semiconductor device with elevated source/drain regions

Image Number 2 for United States Patent #6265272.

A fabrication process of forming a semiconductor device with elevated source/drain regions on a substrate is disclosed. The elevated portion of the source/drain regions is provided as a reactant for a later metallization process, thereby preventing the consumption of too much silicon contained in the source/drain regions. First, an elevated silicon layer is formed on portions of a substrate for forming source/drain regions of a semiconductor device. Next, a gate dielectric layer and a gate electrode layer are formed on the elevated silicon layer successively to construct a gate structure. Then, a lightly doped ion implantation process, a process of forming a sidewall spacer and a heavily doped ion implantation process are performed successively. Thus, the elevated silicon layer can be used as a reactant while performing a self-aligned silicidization process.

  Recently Added Patents
Method for the analysis of solid objects
Matching engine for comparing data feeds with user profile criteria
Auto-provisioning of network services over an Ethernet access link
Optical channel transport unit frames transmission having interleaved parity
Circuitry testing module and circuitry testing device
Method and apparatus for laser strip splicing
Method of optimizing air mover performance characteristics to minimize temperature variations in a computing system enclosure
  Randomly Featured Patents
Electric plug
Image-resolution conversion apparatus for converting a pixel-density of image data
Nucleotide sequences coding for the non-structural proteins of the hepatitis C virus
Stabilizer pad for vehicles
Base cup applying apparatus and method
Layered canned pet food
Dual pressure sensor apparatus
Configurable imaging system
Gemstone jewelry
Terminal for a conductor