Resources Contact Us Home
Method of fabricating a semiconductor device with elevated source/drain regions

Image Number 2 for United States Patent #6265272.

A fabrication process of forming a semiconductor device with elevated source/drain regions on a substrate is disclosed. The elevated portion of the source/drain regions is provided as a reactant for a later metallization process, thereby preventing the consumption of too much silicon contained in the source/drain regions. First, an elevated silicon layer is formed on portions of a substrate for forming source/drain regions of a semiconductor device. Next, a gate dielectric layer and a gate electrode layer are formed on the elevated silicon layer successively to construct a gate structure. Then, a lightly doped ion implantation process, a process of forming a sidewall spacer and a heavily doped ion implantation process are performed successively. Thus, the elevated silicon layer can be used as a reactant while performing a self-aligned silicidization process.

  Recently Added Patents
Method and apparatus for controlling a multi-node process
Pet cremation urn
Malicious attack detection and analysis
Electronic component, a semiconductor wafer and a method for producing an electronic component
Method and system for quantifying viewer awareness of advertising images in a video source
Automatic baroreflex modulation responsive to adverse event
  Randomly Featured Patents
Copier operable in an insert mode
Process for producing optically active azetidine-2-carboxylic acids
Asbestos free hardened monolithic filler mass
Break-away coupling for hoselines
Conformable multi-layer sheet materials
Composition containing soy hypocotyl material and plant sterol for reducing LDL-cholesterol
Method for treating a subterranean formation
Oblique thread-guiding link of a sewing machine
Distortion correction of a reconstructed holographic data image
Method of producing small crates or other plastic receptacles by assembling sections with extruded profiles