Resources Contact Us Home
Etch barrier structure of a semiconductor device and method for fabricating the same

Image Number 4 for United States Patent #6262467.

A semiconductor device is disclosed, together with a fabricating method therefor. The semiconductor device has an etch barrier structure, made with SiN or SiON, which is formed on an element-isolating region alongside an active region. Although there is an alignment error which causes the element-isolating region to be exposed, the etch barrier structure protects the element-isolating region from being etched when carrying out the etching processes for contact holes in a semiconductor memory cell. Thus, while preventing the deterioration of element-isolation properties, the etch barrier structure can affords a larger allowable alignment error in the etching processes for contact holes, so it is possible to make a small active region and thus, highly integrate semiconductor devices.

  Recently Added Patents
Playback device for stereoscopic viewing, integrated circuit, and program
Method and system for updating device management application meter read logic
Systems and methods to provide report part via a web service
Retransmission control method, base station and mobile station
Portable device for treating insect bites and the like
PMI feedback with codebook interpolation
  Randomly Featured Patents
Automatically actuated suspended railway cabin closures
Voltage balance circuit to transfer energy between cells of a duel cell rechargeable battery
Connector structure for tubular marginal constructions
Selective call receiver
Braking device for roller conveyor system for handling cargo
Self-testing of smart line cards
Fiber detector apparatus and related methods
Adjustable isolation mounting system for center channel loudspeakers
Pattern generation methods and apparatuses
Method for color stability diagnostics based on correlation analysis