Resources Contact Us Home
Packaged die PCB with heat sink encapsulant

Image Number 6 for United States Patent #6252308.

An apparatus and a method for providing a heat sink on an upper surface of a semiconductor chip by placing a heat-dissipating material thereon which forms a portion of a glob top. The apparatus comprises a semiconductor chip attached to and in electrical communication with a substrate. A barrier glob top material is applied to the edges of the semiconductor chip on the surface ("opposing surface") opposite the surface attached to the substrate to form a wall around a periphery of an opposing surface of the semiconductor chip wherein the barrier glob top material also extends to contact and adhere to the substrate. The wall around the periphery of the opposing surface of the semiconductor chip forms a recess. A heat-dissipating glob top material is disposed within the recess to contact the opposing surface for the semiconductor chip.

  Recently Added Patents
Method and apparatus for supporting delivery, sale and billing of perishable and time-sensitive goods such as newspapers, periodicals and direct marketing and promotional materials
Biodiesel data collection system
Phase-change memory device having multiple diodes
Managing a spinlock indicative of exclusive access to a system resource
Combining seismic data from sensors to attenuate noise
Group greeting card
Nucleic acid-based tests for prenatal gender determination
  Randomly Featured Patents
Methods and transgenic mouse model for identifying and modulating factors leading to motor neuron degeneration
Method of enhancing separation of abnormally light red cells from granulocytes in a centrifuged blood sample
Method of making a dichroic antenna structure
Hair clip
Vehicle heating ventilation and air-conditioning module for improved heating and defrosting performance
Procedures for vascular occlusion
Dental implant having a biocompatible surface
Electrophotographic method of generating electrostatic images on two sides of an insulating foil
Process for fabricating integrated circuits utilizing ion implantation
Test system and failure parsing method thereof