Resources Contact Us Home
Programmable multi-standard I/O architecture for FPGAS

Image Number 7 for United States Patent #6242943.

The invention discloses an architecture for the input/output buffer section of an FPGA. It provides a convenient and efficient addressing scheme for addressing fuse matrices that are used to configure programmable input/output buffers in the FPGA. The programmable I/O buffers may be configured to implement a large number of different output and input bus standards

  Recently Added Patents
Portable electric circular saw
Media identification system with fingerprint database balanced according to search loads
Method and apparatus for supporting delivery, sale and billing of perishable and time-sensitive goods such as newspapers, periodicals and direct marketing and promotional materials
Method of manufacturing toner
Imidazole derivatives used as TAFIa inhibitors
Display screen or portion thereof with icon
Bipolar junction transistor with a self-aligned emitter and base
  Randomly Featured Patents
Process for the purification of a crude carboxylic acid slurry
Living body tissue harvesting apparatus
Opener mechanism and system utilizing same
Automobile door assembly
Apparatus for opening and closing slide door for control box
Access control apparatus, access control method, and access control program
System and apparatus for image-formation, and computer-readable for recording medium recording program for the same
Grounding structure of semiconductor device including a conductive paste
Method for channel estimation using individual adaptation
Antibiotic for methicillin resistant bacteria