Resources Contact Us Home
Programmable multi-standard I/O architecture for FPGAS

Image Number 7 for United States Patent #6242943.

The invention discloses an architecture for the input/output buffer section of an FPGA. It provides a convenient and efficient addressing scheme for addressing fuse matrices that are used to configure programmable input/output buffers in the FPGA. The programmable I/O buffers may be configured to implement a large number of different output and input bus standards

  Recently Added Patents
Method and apparatus for automatically controlling gas pressure for a plasma cutter
Semiconductor device
Electrical conduit containing a fire-resisting thermoplastic composition
Method and apparatus for sharing virtual workspaces
Field device configuration system
Buck converter having reduced ripple under a light load
System and method for parallel video processing in multicore devices
  Randomly Featured Patents
Video pachinko on a video platform as a gaming device
Light source apparatus having light distribution correction optical element and endoscope system including such apparatus
Imaging lens and imaging apparatus
Chip-type composite electronic part and manufacturing method therefor
Disk cartridge with shutter and stock roll therefor
Switching power supply apparatus
Surface instability detection apparatus
Apparatus and method for requesting or allocating a push-to-talk right to talk and/or for requesting or communicating queuing information
Video occupant detection and classification
One side surface molten metallic coating apparatus