Resources Contact Us Home
Programmable multi-standard I/O architecture for FPGAS

Image Number 7 for United States Patent #6242943.

The invention discloses an architecture for the input/output buffer section of an FPGA. It provides a convenient and efficient addressing scheme for addressing fuse matrices that are used to configure programmable input/output buffers in the FPGA. The programmable I/O buffers may be configured to implement a large number of different output and input bus standards

  Recently Added Patents
Magnetic detection of small entities
Method and system for automatically hiding irrelevant parts of hierarchical structures in computer user interfaces
Evaluation compiler method
Data-conditioned encryption method
Mobile advertising and compensation-verification system
Method for detecting security error in mobile telecommunications system and device of mobile telecommunications
Image-processing method and program, and image-processing apparatus
  Randomly Featured Patents
Steering head set assembly
Calculator keyboard module
Strap tensioner
Information medium evaluating method
Vehicle for clearing material from drains and the like
Bird decoy with motor drive wings
Apparatus for forming circular weld joints
Speed hand tool for studs, joists, rafters, and the like
Pneumatically operable fastener-driving tool and seal mechanism assembly, and a method of operating the same
Non-volatile memory device, method of manufacturing the same and method of operating the same