Resources Contact Us Home
Programmable multi-standard I/O architecture for FPGAS

Image Number 7 for United States Patent #6242943.

The invention discloses an architecture for the input/output buffer section of an FPGA. It provides a convenient and efficient addressing scheme for addressing fuse matrices that are used to configure programmable input/output buffers in the FPGA. The programmable I/O buffers may be configured to implement a large number of different output and input bus standards

  Recently Added Patents
Fuser member having composite outer layer
Blue box
Plants and seeds of hybrid corn variety CH450823
Passive translational velocity measurement from optical information
Zero-copy network and file offload for web and application servers
Manufacturing method power semiconductor device
Compounds, compositions and methods for reducing lipid levels
  Randomly Featured Patents
Image forming system including finisher with stapler for binding printed papers
Lockable cassette for the storage of valuable documents or valuable articles
Web and method for making fluid filled units
System for increasing antenna efficiency
Reduction of background noise for speech enhancement
Thermal protection for superconducting magnets
Device for managing cyclic pollings for the supervision of computer resources in a network and a process implemented by such a device
Enhanced throttle management system
Polyolefin-based adhesives having improved oxidative stability
Process for forming a colored image utilizing a non-photosensitive/photosensitive combination