Resources Contact Us Home
Programmable multi-standard I/O architecture for FPGAS

Image Number 6 for United States Patent #6242943.

The invention discloses an architecture for the input/output buffer section of an FPGA. It provides a convenient and efficient addressing scheme for addressing fuse matrices that are used to configure programmable input/output buffers in the FPGA. The programmable I/O buffers may be configured to implement a large number of different output and input bus standards

  Recently Added Patents
Image erasing apparatus and recording medium conveying method for image erasing apparatus
Storing a location within metadata of visual media
Method and apparatus for management and analysis of services in VoIP networks
Push-up bar
Synchronization of sound generated in binaural hearing system
Horse stationary tab
Organic light emitting diode display device and method of fabricating the same
  Randomly Featured Patents
Gene encoding a multidrug resistance human P-glycoprotein homologue on chromosome 7p15-21 and uses thereof
Methods and apparatuses for high-speed control of lamp intensities and/or wavelengths and for high-speed optical data transmission
Method and apparatus for horizontal assembly of a high-voltage feed-through bushing
Sleeve roll
Synchronous serial data transfer device
Nonlinear adaptive filter
Permanent-magnet linear synchronous motor
Single-wavelength, unequal-length-multi-cavity grating-outcoupled surface emitting laser with staggered tuned distributed Bragg reflectors
Manipulation of colloids for facilitating magnetic separations
Method and system for analyzing digital audio files