Resources Contact Us Home
Programmable multi-standard I/O architecture for FPGAS

Image Number 6 for United States Patent #6242943.

The invention discloses an architecture for the input/output buffer section of an FPGA. It provides a convenient and efficient addressing scheme for addressing fuse matrices that are used to configure programmable input/output buffers in the FPGA. The programmable I/O buffers may be configured to implement a large number of different output and input bus standards

  Recently Added Patents
Device chip carriers, modules, and methods of forming thereof
Sound producing apparatus for vehicle
Method and apparatus for using virtual machine technology for managing parallel communicating applications
Semiconductor arrangement with a solder resist layer
Method and apparatus for eliminating a motor vehicle tip-over risk
Semiconductor device having a plurality of elements on one semiconductor substrate and method of manufacturing the same
Method and apparatus for performing real time anomaly detection
  Randomly Featured Patents
Coated abrasive grains and a manufacturing method therefor
Methods and apparatus for assessing and improving processing of temporal information in human
Food product measuring device
Laser manipulator
Method for aligning quantum dots and semiconductor device fabricated by using the same
Ultrasonic diagnosing apparatus and method for virtually increasing power of pixels
Lamp circuit with filament current fault monitoring means
Toothbrush package
Modification of integrated circuits
Illumination arrangement for elimination of gray borders in copying device