Resources Contact Us Home
Programmable multi-standard I/O architecture for FPGAS

Image Number 6 for United States Patent #6242943.

The invention discloses an architecture for the input/output buffer section of an FPGA. It provides a convenient and efficient addressing scheme for addressing fuse matrices that are used to configure programmable input/output buffers in the FPGA. The programmable I/O buffers may be configured to implement a large number of different output and input bus standards

  Recently Added Patents
Authentication service
Method and device for surface scanning of a patient
High brightness laser diode module
Printing control method and printer for printing on a label
Guitar strap attachment means
Avalanche photo diode and method of manufacturing the same
Stand for food service
  Randomly Featured Patents
Method and apparatus for over-the-air programming of telecommunication services
Compacted-powder opposed twin-helical gears and method
Endovenous ablation mechanism with feedback control
Docking station with auxiliary heat dissipation system for a docked portable computer
Air assisted nozzle with deflector discharge means
Fiber optic material and the use thereof
Mobile device with dual digital camera sensors and methods of using the same
Methods for assembling and installing an antenna
Method and apparatus to search for information
Box with divider