Resources Contact Us Home
Programmable multi-standard I/O architecture for FPGAS

Image Number 6 for United States Patent #6242943.

The invention discloses an architecture for the input/output buffer section of an FPGA. It provides a convenient and efficient addressing scheme for addressing fuse matrices that are used to configure programmable input/output buffers in the FPGA. The programmable I/O buffers may be configured to implement a large number of different output and input bus standards

  Recently Added Patents
Method and system for parallelizing data copy in a distributed file system
Monolithic widely-tunable coherent receiver
Methods of fabricating semiconductor device
Cell surface display, screening and production of proteins of interest
Bessel beam plane illumination microscope
Information processing apparatus and storage medium for storing information processing program
PEGylated, extended insulins
  Randomly Featured Patents
Developing apparatus with agitating portion and image forming apparatus provided with the same
Article of manufacture for securing landscape timber
Linear connector for spacers in insulating glass panes, method for the production thereof and method for connecting two ends of a hollow profile bar for a spacer using such a linear connector
Display screen with icon
Multi-die LED package and backlight unit using the same
Terminal having retaining piece for holding terminal in housing
Method for producing monosilane and a tetraalkoxysilane
Benzenesulfonamide-derivatives and their use as medicaments
Needle incinerator
I-Use indication in a telephone keyset