Resources Contact Us Home
Programmable multi-standard I/O architecture for FPGAS

Image Number 5 for United States Patent #6242943.

The invention discloses an architecture for the input/output buffer section of an FPGA. It provides a convenient and efficient addressing scheme for addressing fuse matrices that are used to configure programmable input/output buffers in the FPGA. The programmable I/O buffers may be configured to implement a large number of different output and input bus standards

  Recently Added Patents
IC layout parsing for multiple masks
Visual model importation
Systems and methods for detecting and rejecting defective absorbent articles from a converting line
Organic light-emitting display with black matrix
Enhanced telephony services
Selecting from a plural of energy saving modes
Self-assembled, micropatterned, and radio frequency (RF) shielded biocontainers and their uses for remote spatially controlled chemical delivery
  Randomly Featured Patents
Toner cartridge holder
Bore hole pumps
Process for continuously controlling the proportion of metal dissolved in a bath of molten salts and the application thereof to the continuous feed of an electrolysis cell with salts of said m
Compositions for cosmetics and cosmetics
Telephone answering device without outgoing message tape
Semiconductor device of SiC with insulating layer and a refractory metal nitride layer
Dry lubricant for conveying containers
Watch dial
Wet loading explosive
Multiple pass arrangements for maximizing cacheable memory space