Resources Contact Us Home
Programmable multi-standard I/O architecture for FPGAS

Image Number 5 for United States Patent #6242943.

The invention discloses an architecture for the input/output buffer section of an FPGA. It provides a convenient and efficient addressing scheme for addressing fuse matrices that are used to configure programmable input/output buffers in the FPGA. The programmable I/O buffers may be configured to implement a large number of different output and input bus standards

  Recently Added Patents
Devices, systems, and methods for tactile feedback and input
Method and apparatus for communicating electronic service guide information in a satellite television system
Data distribution apparatus, data distribution method, and distribution control program
Method of and apparatus for recording motion picture, which generate encoded data with higher compression efficiency using a motion vector similarity
Image forming apparatus
Cooking brush
Microfluidic system incorporating a metal impregnated nanoporous material in a microfluidic pathway thereof
  Randomly Featured Patents
String mop with wringer
Surveying stake cap
Nuclear powerplant with closed gas-cooling circuit for production of process heat
Device for introducing an anchor element into a bone
Optical amplification apparatus
Motorcycle gas tank
Semiconductor device and method for manufacturing the same
Aromatic polysulfone resin composition
Magnetic rotational-angle detector
Color image communication apparatus and method