Resources Contact Us Home
Programmable multi-standard I/O architecture for FPGAS

Image Number 5 for United States Patent #6242943.

The invention discloses an architecture for the input/output buffer section of an FPGA. It provides a convenient and efficient addressing scheme for addressing fuse matrices that are used to configure programmable input/output buffers in the FPGA. The programmable I/O buffers may be configured to implement a large number of different output and input bus standards

  Recently Added Patents
Leaky wave mode solar receiver
Method and apparatus for detecting and tracking vehicles
Wavelength and power scalable waveguiding-based infrared laser system
Inkjet ink
Portion of display panel or screen with an icon
Shoe outsole with a surface ornamentation contrast
Method and system for establishing enhanced key when terminal moves to enhanced universal terminal radio access network (UTRAN)
  Randomly Featured Patents
Ultrasonic decoupling sleeve
Display of closed caption and sub-picture information during limited speedup video trick modes
Tire tread
Fastener assembly, fastener tape material, bag utilizing fastener tape material, and method of manufacture thereof
Cigar container
Tray in tray container forming
ipod docking station
Apparatus for centering template guide on router
J-hook latching device
Portable and adjustable table with improved leg assembly