Resources Contact Us Home
Programmable multi-standard I/O architecture for FPGAS

Image Number 5 for United States Patent #6242943.

The invention discloses an architecture for the input/output buffer section of an FPGA. It provides a convenient and efficient addressing scheme for addressing fuse matrices that are used to configure programmable input/output buffers in the FPGA. The programmable I/O buffers may be configured to implement a large number of different output and input bus standards

  Recently Added Patents
Peered proctoring
Methods, systems and computer program products for importing data from an edge router to a network management system
Systems, methods, and computer readable media for providing information related to virtual environments to wireless devices
Advertising apparatus
Antenna support device
Wind energy system having a connection protection device
Imidazo[1,2-B]pyridazine and pyrazolo[1 .5-A]pyrimidine derivatives and their use as protein kinase inhibitors
  Randomly Featured Patents
Muzzle brake for a large caliber tubular weapon
Interlock for electrical switching apparatus with stored energy closing
Axor10, a g-protein coupled receptor
Method of forming dendritic cells from embryonic stem cells
Printing stamp
Apparatus for opening tube material
Reconfigurable integrated circuit device to automatically configure an initialization circuit
Method and device for controlling a wheel brake
High density electrical connector assembly
Plasma addressed liquid crystal display device having conductor through dielectric sheet attached to conductive layer centrally located in discharge channel