Resources Contact Us Home
Programmable multi-standard I/O architecture for FPGAS

Image Number 4 for United States Patent #6242943.

The invention discloses an architecture for the input/output buffer section of an FPGA. It provides a convenient and efficient addressing scheme for addressing fuse matrices that are used to configure programmable input/output buffers in the FPGA. The programmable I/O buffers may be configured to implement a large number of different output and input bus standards

  Recently Added Patents
Method of forming a power supply controller and structure therefor
Instance management of code in a database
Automatic population of feature capabilities on a communication device
Sonic fast-sync system and method for bluetooth
Method and system for prioritizing points of interest for display in a map using category score
Nonvolatile semiconductor memory device
  Randomly Featured Patents
Method and apparatus for mechanized application of a protective coating on siliceous surfaces
Wound healing using PDGF and IGF-II
Process for producing a food product having a distinct phase
Methods of detecting collagen type II degradation in vivo
Implantable medical device comprising a pro-healing(ester-amide)
End coil tie downs
Automobile headlamp
Pitot static tube cover
Auto-calibration of attraction-only type actuator commutations
Power level sensing for mixed voltage chip design