Resources Contact Us Home
Programmable multi-standard I/O architecture for FPGAS

Image Number 4 for United States Patent #6242943.

The invention discloses an architecture for the input/output buffer section of an FPGA. It provides a convenient and efficient addressing scheme for addressing fuse matrices that are used to configure programmable input/output buffers in the FPGA. The programmable I/O buffers may be configured to implement a large number of different output and input bus standards

  Recently Added Patents
Coordinated multi-point transmission in a cellular network
Dynamic learning method and adaptive normal behavior profile (NBP) architecture for providing fast protection of enterprise applications
Methods and apparatus for intelligent selection of goods and services in mobile commerce
Lighting elements
High-accuracy centered fractional fourier transform matrix for optical imaging and other applications
Image processing apparatus and image processing method
Developing device
  Randomly Featured Patents
Hemostatic ellipse guide for cutting skin
Animation of audio ink
Method and an apparatus for automatic manufacture of an object with multiple intersecting components
Portable panel construction and method for making the same
Motion picture camera operable by a single operating switch
Transponder networks and transponder systems employing a touch probe reader device
Fuel injection system for internal combustion engine
Removable sorter bin unit for collating sheet material
Temperature sensing device for food storage container