Resources Contact Us Home
Programmable multi-standard I/O architecture for FPGAS

Image Number 4 for United States Patent #6242943.

The invention discloses an architecture for the input/output buffer section of an FPGA. It provides a convenient and efficient addressing scheme for addressing fuse matrices that are used to configure programmable input/output buffers in the FPGA. The programmable I/O buffers may be configured to implement a large number of different output and input bus standards

  Recently Added Patents
Cellulose acylate laminate film, method for producing cellulose acylate laminate film, polarizer and liquid crystal display device
Method and system for reduction of decoding complexity in a communication system
Method and apparatus for reducing and controlling highway congestion to save on fuel costs
Fabrication of high gradient insulators by stack compression
System, method and computer program product for monitoring and controlling network connections from a supervisory operating system
System, method and program recording medium for supply capacity estimation
Push-up bar
  Randomly Featured Patents
Heat-resistant coated member
Programmable pre-amplifier using a serial shift register to output a plurality of control signals
Shape-correcting device for sheets and electrophotographic device
Brake lever assembly for railway car
Moving shelf equipment
Local video loopback method for a multi-participant conference system using a back-channel video interface
Cable trough system
Device for braking the unwinding of an elongate element such as a hose or cable
Hydrocyanation of butadiene
Combined front panel display and associated input unit for a video camera