Resources Contact Us Home
Programmable multi-standard I/O architecture for FPGAS

Image Number 3 for United States Patent #6242943.

The invention discloses an architecture for the input/output buffer section of an FPGA. It provides a convenient and efficient addressing scheme for addressing fuse matrices that are used to configure programmable input/output buffers in the FPGA. The programmable I/O buffers may be configured to implement a large number of different output and input bus standards

  Recently Added Patents
Fabric-backplane enterprise servers with pluggable I/O sub-system
Lighting device with device for regulating the illumination according to the luminance of the illumination field and corresponding use
Double diffused metal oxide semiconductor device and manufacturing method thereof
Bio-pesticide and method for pest control
Method and apparatus for allocating erasure coded data to disk storage
Front cover of an electronic device
Image forming system, prognosis criterion setting apparatus, prognosis apparatus, image forming apparatus and non-transitory computer-readable recording medium
  Randomly Featured Patents
Fused heterocyclic compounds and use thereof
Surface acoustic wave element and duplexer having the same
Bit stream analyzing method and apparatus
Therapeutic subliminal imaging system
Arc light
Low temperature method of making a zinc oxide coated article and the coated article made thereby
Applications of dual function electro-optic transducer in optical signal transmission
Drift tracking feedback for communication channels
Pressure sensor and guide wire assembly for biological pressure measurements
Low-impact performance sampling within a massively parallel computer