Resources Contact Us Home
Programmable multi-standard I/O architecture for FPGAS

Image Number 3 for United States Patent #6242943.

The invention discloses an architecture for the input/output buffer section of an FPGA. It provides a convenient and efficient addressing scheme for addressing fuse matrices that are used to configure programmable input/output buffers in the FPGA. The programmable I/O buffers may be configured to implement a large number of different output and input bus standards

  Recently Added Patents
Output queued switch with a parallel shared memory, and method of operating same
Electronic component, a semiconductor wafer and a method for producing an electronic component
Protecting a gaming machine from rogue code
Calibration of quadrature imbalances using wideband signals
Computer server capable of supporting CPU virtualization
Behavioral fingerprint based authentication
Polypropylene bottles
  Randomly Featured Patents
Quartz glass crucible for producing silicone single crystal and method for producing the crucible
Video watermarking with fast detection
Cutting tool with an improved guide repositioning structure
Rotatable surgery table
Offset, extendable, quick-release plumbness indicating apparatus
Plastic container having an inverted active cage
Pressure measurement
Semiconductor device for reducing photovolatic current
Leverage nail puller
Feed grain conditioning composition and method of tempering feed grain