Resources Contact Us Home
Programmable multi-standard I/O architecture for FPGAS

Image Number 2 for United States Patent #6242943.

The invention discloses an architecture for the input/output buffer section of an FPGA. It provides a convenient and efficient addressing scheme for addressing fuse matrices that are used to configure programmable input/output buffers in the FPGA. The programmable I/O buffers may be configured to implement a large number of different output and input bus standards

  Recently Added Patents
Stage drive method and stage unit, exposure apparatus, and device manufacturing method
Autonomous adaptation of transmit power
Electronic hand-held device
Methods and systems for temporarily sharing position data between mobile-device users
Bird deterrent
Charged particle source with integrated electrostatic energy filter
Vacuum cleaner filter adapter ring
  Randomly Featured Patents
Stackable heat sink for electronic components
Negative pressure relief valve assembly
Borehole apparatus and methods for simultaneous multimode excitation and reception to determine elastic wave velocities, elastic modulii, degree of anisotropy and elastic symmetry configuratio
Brake fluid pressure control system and method of controlling the same
Method and control arrangement for controlling sheet-making process
Inkjet print method and inkset for multi color inkjet printer
Self-replicating duplex forms
Collection box with sealed and statically charged mail chute
Combined hydrogen ignitor and housing for wall mounting
Gaseous reduction of phosphoric acid