Resources Contact Us Home
Programmable multi-standard I/O architecture for FPGAS

Image Number 2 for United States Patent #6242943.

The invention discloses an architecture for the input/output buffer section of an FPGA. It provides a convenient and efficient addressing scheme for addressing fuse matrices that are used to configure programmable input/output buffers in the FPGA. The programmable I/O buffers may be configured to implement a large number of different output and input bus standards

  Recently Added Patents
Anti-phishing system and method
Carrier or transport strip
Method of enhancing corrosion resistance of hollow vessels
Low latency interrupt collector
Forming agent for gate insulating film of thin film transistor
Data processing method
Transparent zebrafish and preparation method thereof
  Randomly Featured Patents
Process for the electrolytic deposition of layers of nickel alloys
Simultaneous extraction and recovery of uranium and vanadium from wet process acids
Active door upper
Method to reduce perceived sound leakage between auditoriums in multiplex theaters
Modulated reflectance measurement system with multiple wavelengths
Heat exchanger header tube and method of making
Automatically rocking stroller
Methods and systems to estimate channel frequency response in multi-carrier signals
Method for using satellite state vector prediction to provide satellite sensor automatic scan inhibit and/or sensor switching
Animal head support device and method of use