Resources Contact Us Home
Programmable multi-standard I/O architecture for FPGAS

Image Number 2 for United States Patent #6242943.

The invention discloses an architecture for the input/output buffer section of an FPGA. It provides a convenient and efficient addressing scheme for addressing fuse matrices that are used to configure programmable input/output buffers in the FPGA. The programmable I/O buffers may be configured to implement a large number of different output and input bus standards

  Recently Added Patents
Garden tool handle
Method and system for generating and displaying an interactive dynamic graph view of multiply connected objects
Animation control apparatus, animation control method, and non-transitory computer readable recording medium
Methods for processing 2Nx2N block with N being positive integer greater than four under intra-prediction mode and related processing circuits thereof
Optical modulation element
Light-emitting device, film-forming method and manufacturing apparatus thereof, and cleaning method of the manufacturing apparatus
Behavioral fingerprint based authentication
  Randomly Featured Patents
Mixer circuit and method
Computerized method for decomposing a geometric model of surface or volume into finite elements
Electrodes for oxygen manufacture
Flicker-constrained liquid crystal display
Method for manufacturing semiconductor substrate
Ultrasound imaging system and method for implantable and invasive devices
Adjustable T-square
Fuel dispensing system
Image forming apparatus for printing a plurality of logical pages, image forming apparatus control method, and storage medium
Hydrocarbon steam reforming process