Resources Contact Us Home
Printed circuit board having a positioning marks for mounting at least one electronic part

Image Number 7 for United States Patent #6201193.

A printed circuit board is provided to which a device such as a tape carrier package having a multiplicity of leads arranged with a small pitch is connected by a local heating method using a bonding tool. The upper surfaces of solder layers provided on lands formed on the printed circuit board are flattened prior to leads of an electronic part to be mounted being placed on the solder layers. The leads are soldered to the lands by being pressed and heated with the bonding tool. At least a region of the printed circuit board corresponding to the bottom surface of the bonding tool has a height lower than that of the leads superposed on the lands, so that the desired parallelism of the bottom surface of the bonding tool with respect to the printed circuit board is maintained. Positioning parts are provided in a region of the printed circuit board where the electronic part is to be mounted, to position the electronic part onto the printed circuit board.

  Recently Added Patents
Organic light emitting diode device and fabrication method thereof
Apparatus and method of managing radio bearer in wireless communication system
Integrated circuit package system with bonding lands
Programming method of non-volatile memory device
Isolation rings for blocking the interface between package components and the respective molding compound
Mask blank, transfer mask, and film denseness evaluation method
  Randomly Featured Patents
Transcription factor regulating TNF-.alpha.
Apparatus for facilitating jam clearance in a printer
Voltage tunable varactors and tunable devices including such varactors
Agent for treatment of allergic eye disease
Method for substrate classification
Imaging apparatus and method for searching for classified images
System for opening and closing doors to a vacuum body
Vacuum pressure swing adsorption process
Process for producing an alkylglycoside using a pervaporation membrane to remove reaction water
Method for forming shallow junctions with a low resistivity silicide layer