Resources Contact Us Home
Wiring substrate and manufacturing method thereof

Image Number 18 for United States Patent #6177635.

A coating insulator layer has plural rows of through holes disposed longitudinally in the coating insulator layer. A plurality of conductors are disposed in parallel with one another longitudinally in the coating insulator layer. Each conductor does not interfere with the through holes. Plural rows of locking projections are longitudinally formed on a face of the coating insulator layer. The locking projection has a construction to engage with the through hole. Thus, when a couple of the wiring substrates are layered, some of the locking projections formed on one of the wiring substrates are aligned to be engaged with some relative through holes of the other wiring substrate, allowing a sure lamination of the wiring substrates. The locking projections are disposed in regular intervals and the through holes are spaced in the same regular intervals. Another wiring substrate is enough flexible to be arranged along a structural wall for wiring. The wiring substrate has a stiffener means disposed in the insulator layer. The stiffener means is positioned not to interfere with the conductors and provides enough stiffness to keep the wiring substrate in a desired shape. The stiffener means has a larger strength than the insulator layer in bending strength and the stiffener means is disposed parallel with the longitudinal direction of the conductors. The wiring substrate has a plurality of through holes which each can be engageable with a locking projection provided on the structural wall.

  Recently Added Patents
Dual-box location aware and dual-bitmap voltage domain aware on-chip variation techniques
System and method for text input with a multi-touch screen
Method and system for constructing a customized web analytics application
Reuse of static image data from prior image frames to reduce rasterization requirements
Method and system for routing telephony communications together with modified calling party identifier information
Method for producing organo-oligo silsesquioxanes
Sacrificial spacer approach for differential source/drain implantation spacers in transistors comprising a high-k metal gate electrode structure
  Randomly Featured Patents
Curable resin composition with improved adhesion of coatings
computing device
Universal single-ended parallel bus
Leg release assembly for a cot
Flexible tubing clamp and method of use
Hose winding cart
Modulated release particles for aerosol delivery
Closed loop electro-fluidic control system
Method for delivering a gas-supersaturated fluid to a gas-depleted site and use thereof
Process for isolating plant extract fractions