Resources Contact Us Home
Device and process for detecting errors in an integrated circuit comprising a parallel-serial port

Image Number 2 for United States Patent #6173423.

A device for detecting errors with an integrated self-check, on an integrated circuit comprising a serial link control function for constituting an input-output port (109) between a parallel bus (L2CB, C2LB) and a serial link. The integrated circuit comprises a serializer circuit (109.sub.T) on output and a deserializer circuit (109.sub.R) on input. An insertion buffer I-sb has each of its outputs connected to one input of an exclusive OR operation with two inputs. The second input of the exclusive OR operation receives a piece of information (o-s) to be transmitted in order to constitute, with the insertion information issuing from the insertion buffer, a piece of substitute information. An additional buffer (I-tb) makes it possible to compare the sequence supplied as output from the exclusive OR with a sequence stored in the additional buffer (I-tb) in order to validate the transmission of the substitute sequence. A history buffer (HIB) stores characters received from the deserializer and makes it possible to diagnose the error.

  Recently Added Patents
Optimizing federated and ETL'd databases with considerations of specialized data structures within an environment having multidimensional constraint
Varying latency timers in a wireless communication system
Delta-sigma AD converter circuit and battery pack
Method of motion correction in optical coherence tomography imaging
One-dimensional metal nanostructures
Controller for internal combustion engine
Hand sign
  Randomly Featured Patents
Illuminance controller for light source and endoscope including the same
Logic simulation apparatus
Measurement systems and methods for fingerprinting positioning
Position information management system, image forming apparatus, position information management method and storage medium
Analytical element
Enclosed wireless telecommunications antenna
Compact impedance transformation circuit
Enhanced HVPMOS
Mask making decision for manufacturing (DFM) on mask quality control
Systems and processes for scheduling and conducting audio/video communications