Resources Contact Us Home
Device and process for detecting errors in an integrated circuit comprising a parallel-serial port

Image Number 2 for United States Patent #6173423.

A device for detecting errors with an integrated self-check, on an integrated circuit comprising a serial link control function for constituting an input-output port (109) between a parallel bus (L2CB, C2LB) and a serial link. The integrated circuit comprises a serializer circuit (109.sub.T) on output and a deserializer circuit (109.sub.R) on input. An insertion buffer I-sb has each of its outputs connected to one input of an exclusive OR operation with two inputs. The second input of the exclusive OR operation receives a piece of information (o-s) to be transmitted in order to constitute, with the insertion information issuing from the insertion buffer, a piece of substitute information. An additional buffer (I-tb) makes it possible to compare the sequence supplied as output from the exclusive OR with a sequence stored in the additional buffer (I-tb) in order to validate the transmission of the substitute sequence. A history buffer (HIB) stores characters received from the deserializer and makes it possible to diagnose the error.

  Recently Added Patents
Use of tellurium compounds for the treatment of actinic keratosis
Maize variety hybrid X18B733
Method for preparing a mixture of biofuels
Multi party messaging
Dynamic cue generator
Image processing device, computer readable storage medium storing image processing program, and image processing method
  Randomly Featured Patents
Anti-hepsin antibodies and methods using same
Door access control and key management system and the method thereof
Security device and method for transport devices
Wavelength converter
Apparatus for measuring the coefficient of friction of a golf ball
Portable collapsible scaffolding for angled surfaces
Bait holder
Method for contacting a circuit chip
Safranic acid ester perfume compositions
Heat recovery system for furnaces and the like