Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Device and process for detecting errors in an integrated circuit comprising a parallel-serial port










Image Number 2 for United States Patent #6173423.

A device for detecting errors with an integrated self-check, on an integrated circuit comprising a serial link control function for constituting an input-output port (109) between a parallel bus (L2CB, C2LB) and a serial link. The integrated circuit comprises a serializer circuit (109.sub.T) on output and a deserializer circuit (109.sub.R) on input. An insertion buffer I-sb has each of its outputs connected to one input of an exclusive OR operation with two inputs. The second input of the exclusive OR operation receives a piece of information (o-s) to be transmitted in order to constitute, with the insertion information issuing from the insertion buffer, a piece of substitute information. An additional buffer (I-tb) makes it possible to compare the sequence supplied as output from the exclusive OR with a sequence stored in the additional buffer (I-tb) in order to validate the transmission of the substitute sequence. A history buffer (HIB) stores characters received from the deserializer and makes it possible to diagnose the error.








 
 
  Recently Added Patents
Silicone hydrogel, lens for eye and contact lens
PEGylated, extended insulins
Nonvolatile memory device
Semiconductor device and method for manufacturing same
Evaluation compiler method
Method and apparatus for networked modems
Method, apparatus or computer program for changing from scheduled to unscheduled communication modes
  Randomly Featured Patents
Image display device
Optical disk recordable using both a cipher key and disk identification information for encryption
Method of manufacturing wafers of semiconductor material
Automatic converting device of television broadcasting mode
User interface for an information-processing system
Energetic binder explosive
Polyolefin molding compositions for melt spinning
Subscriber line interface and power circuit
Digital-to-analog converter circuit
Arranging SDMA poll groups by response length