Resources Contact Us Home
MONOS flash memory for multi-level logic and method thereof

Image Number 9 for United States Patent #6166410.

The present invention provides a structure and method of manufacturing split gate MONOS multi-level logic memory device. The memory device has a poly stacked gate transistor 20A in series with a MONOS transistor 24A. The device has a novel operation to achieve multi-level memory storage (e.g., 4 voltage states). The method begins by forming a tunnel oxide layer 30 on the surface of a semiconductor substrate 10. The substrate having a stacked gate channel area 20 and a MONOS channel area 24 in the active regions. A poly floating gate electrode 32 is formed over the stacked gate channel region 20. A ONO layer having a memory nitride layer is formed over the floating gate 32 and the tunnel oxide layer over the MONOS channel region 24. A control gate electrode 44 is formed over the ONO layer 41 spanning across the poly floating gate electrode 32 and the MONOS channel region 24. Source/drain regions 50 51 are formed in the substrate. A poly flash transistor 20A and a MONOS flash transistor 24A combine to form the 4 level logic memory cell of the invention.

  Recently Added Patents
Deposited conductive layers for leads of implantable electric stimulation systems and methods of making and using
Illuminating device
Identification of biomarkers in biological samples and methods of using same
End-of-session authentication
Non-volatile memory cell containing a nano-rail electrode
Device with a floating head having a heater element
Non-disruptive configuration of a virtualization controller in a data storage system
  Randomly Featured Patents
Chrysanthemum plant named `GEDI THREE YKIS`
Method, apparatus, and system providing multi-content in mobile broadcast service
Data distribution interface
Fast reroute (FRR) protection at the edge of a RFC 2547 network
Gene cluster of pederin biosynthesis genes
Method and system employing double-acting, fluid-driven twistor-pairs as combined joints and motors in arthrobots
Method of separating blood cells components
Multiple layer etch stop and etching method
Switched capacitor filter
Method for processing substituted 1,3-diols of low water solubility