Resources Contact Us Home
MONOS flash memory for multi-level logic and method thereof

Image Number 7 for United States Patent #6166410.

The present invention provides a structure and method of manufacturing split gate MONOS multi-level logic memory device. The memory device has a poly stacked gate transistor 20A in series with a MONOS transistor 24A. The device has a novel operation to achieve multi-level memory storage (e.g., 4 voltage states). The method begins by forming a tunnel oxide layer 30 on the surface of a semiconductor substrate 10. The substrate having a stacked gate channel area 20 and a MONOS channel area 24 in the active regions. A poly floating gate electrode 32 is formed over the stacked gate channel region 20. A ONO layer having a memory nitride layer is formed over the floating gate 32 and the tunnel oxide layer over the MONOS channel region 24. A control gate electrode 44 is formed over the ONO layer 41 spanning across the poly floating gate electrode 32 and the MONOS channel region 24. Source/drain regions 50 51 are formed in the substrate. A poly flash transistor 20A and a MONOS flash transistor 24A combine to form the 4 level logic memory cell of the invention.

  Recently Added Patents
Mobile communication device monitoring systems and methods
Liquid-level sensor
Illumination apparatus for microlithography projection system including polarization-modulating optical element
System and method for improving cache efficiency
Image coding apparatus and image decoding apparatus
Systems and methods for switching supply load current estimation
  Randomly Featured Patents
Motorcycle or motorcycle replica
Resistive memory including bipolar transistor access devices
Air-gap insulated interconnections
Coating surrounding a piezoelectric solid state motor stack
Apparatus and method for providing a bias to read memory elements
Paddle floatation apparatus for kayak self rescue
Wafer fabricated electroacoustic transducer
Method of preparing a material for an artificial seed
Method and apparatus to create electrical junctions for information routing in textile structures
Process for refining aluminum