Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
MONOS flash memory for multi-level logic and method thereof










Image Number 4 for United States Patent #6166410.

The present invention provides a structure and method of manufacturing split gate MONOS multi-level logic memory device. The memory device has a poly stacked gate transistor 20A in series with a MONOS transistor 24A. The device has a novel operation to achieve multi-level memory storage (e.g., 4 voltage states). The method begins by forming a tunnel oxide layer 30 on the surface of a semiconductor substrate 10. The substrate having a stacked gate channel area 20 and a MONOS channel area 24 in the active regions. A poly floating gate electrode 32 is formed over the stacked gate channel region 20. A ONO layer having a memory nitride layer is formed over the floating gate 32 and the tunnel oxide layer over the MONOS channel region 24. A control gate electrode 44 is formed over the ONO layer 41 spanning across the poly floating gate electrode 32 and the MONOS channel region 24. Source/drain regions 50 51 are formed in the substrate. A poly flash transistor 20A and a MONOS flash transistor 24A combine to form the 4 level logic memory cell of the invention.








 
 
  Recently Added Patents
Silicone hydrogel, lens for eye and contact lens
Systems and methods for adaptive blind mode equalization
Identifying multi-component carrier cells
Dual gate electronic memory cell and device with dual gate electronic memory cells
Headphone
Receiver and transmitter receiver system
Disk drive
  Randomly Featured Patents
Pressure-sensitive copying paper containing lactone compounds derived from pyridine-carboxylic acid
Means for visually indicating an X-ray field
Contact plate for mass-exchange apparatus
Catalytic process for preparing nitriles from amides
Electrically isolated semi-locking hinge for cooling system
Front combination lamp for an automobile
Apparatus for monitoring metabolism in body organs
Latch with clocked devices
Output instruction apparatus and output instruction program
Apparatus, method, program and computer-readable recording medium for providing guaranteed minimum accumulated benefit contract funded with matching bond investments