Resources Contact Us Home
MONOS flash memory for multi-level logic and method thereof

Image Number 4 for United States Patent #6166410.

The present invention provides a structure and method of manufacturing split gate MONOS multi-level logic memory device. The memory device has a poly stacked gate transistor 20A in series with a MONOS transistor 24A. The device has a novel operation to achieve multi-level memory storage (e.g., 4 voltage states). The method begins by forming a tunnel oxide layer 30 on the surface of a semiconductor substrate 10. The substrate having a stacked gate channel area 20 and a MONOS channel area 24 in the active regions. A poly floating gate electrode 32 is formed over the stacked gate channel region 20. A ONO layer having a memory nitride layer is formed over the floating gate 32 and the tunnel oxide layer over the MONOS channel region 24. A control gate electrode 44 is formed over the ONO layer 41 spanning across the poly floating gate electrode 32 and the MONOS channel region 24. Source/drain regions 50 51 are formed in the substrate. A poly flash transistor 20A and a MONOS flash transistor 24A combine to form the 4 level logic memory cell of the invention.

  Recently Added Patents
Computer systems and methods for the query and visualization of multidimensional databases
Method and apparatus for providing very high throughput operation and capability signaling for wireless communications
Method and apparatus for controlling cardiac resynchronization therapy using cardiac impedance
Single-chain variable fragment (scFv) able to recognize and bind CD99 human protein
Mobile communication apparatus
Electronic product design
Apparatus and method for controlling semiconductor die warpage
  Randomly Featured Patents
New Guinea Impatiens plant named `Fisupnic White`
Ion beam sputter-etched ventricular catheter for hydrocephalus shunt
Microwave plasma processor
Electronic apparatus comprising a flexible display with pressure spreading means
Processor for video data encoding/decoding
Manufacturing method of solid-state imaging device and solid-state imaging device
Extracellular serine protease
Body effect amplifier
Automated delineation of heart contours from images using reconstruction-based modeling
Fine pitch copper pillar package and method