Resources Contact Us Home
MONOS flash memory for multi-level logic and method thereof

Image Number 11 for United States Patent #6166410.

The present invention provides a structure and method of manufacturing split gate MONOS multi-level logic memory device. The memory device has a poly stacked gate transistor 20A in series with a MONOS transistor 24A. The device has a novel operation to achieve multi-level memory storage (e.g., 4 voltage states). The method begins by forming a tunnel oxide layer 30 on the surface of a semiconductor substrate 10. The substrate having a stacked gate channel area 20 and a MONOS channel area 24 in the active regions. A poly floating gate electrode 32 is formed over the stacked gate channel region 20. A ONO layer having a memory nitride layer is formed over the floating gate 32 and the tunnel oxide layer over the MONOS channel region 24. A control gate electrode 44 is formed over the ONO layer 41 spanning across the poly floating gate electrode 32 and the MONOS channel region 24. Source/drain regions 50 51 are formed in the substrate. A poly flash transistor 20A and a MONOS flash transistor 24A combine to form the 4 level logic memory cell of the invention.

  Recently Added Patents
High conductive water-based silver ink
Carbonyl-ene functionalized polyolefins
Processor and data transfer method
Anti-FGFR3 antibodies and methods using same
Remote device pairing setup
Adding value to a rendered document
Group greeting card
  Randomly Featured Patents
Dispensing and washing apparatus
Web-fed printing press
Sight scope
Vacuum nozzle apparatus
Baby walker
Acceleration sensor
Construction of an intake passage having a variable cross-sectional area and length for an internal combustion engine
Flash memory device configured to reduce common source line noise, methods of operating same, and memory system incorporating same
Systems and methods for obtaining the metadata for an Internet radio station in a bandwidth-efficient manner
Bottle mixing assembly