Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
MONOS flash memory for multi-level logic and method thereof










Image Number 10 for United States Patent #6166410.

The present invention provides a structure and method of manufacturing split gate MONOS multi-level logic memory device. The memory device has a poly stacked gate transistor 20A in series with a MONOS transistor 24A. The device has a novel operation to achieve multi-level memory storage (e.g., 4 voltage states). The method begins by forming a tunnel oxide layer 30 on the surface of a semiconductor substrate 10. The substrate having a stacked gate channel area 20 and a MONOS channel area 24 in the active regions. A poly floating gate electrode 32 is formed over the stacked gate channel region 20. A ONO layer having a memory nitride layer is formed over the floating gate 32 and the tunnel oxide layer over the MONOS channel region 24. A control gate electrode 44 is formed over the ONO layer 41 spanning across the poly floating gate electrode 32 and the MONOS channel region 24. Source/drain regions 50 51 are formed in the substrate. A poly flash transistor 20A and a MONOS flash transistor 24A combine to form the 4 level logic memory cell of the invention.








 
 
  Recently Added Patents
Press nut
Nanofibers containing latent reactive groups
Monolithic widely-tunable coherent receiver
Phone messaging using audio streams
Message value indicator
Electronic hand-held device
Architectural panel with Tarwe and grass
  Randomly Featured Patents
System and method for adaptive removal of delay jitter effect and low end-to-end delay
Contamination-free pyrovalve
Toy track with platform
Electronically motorized lock whose motor shaft is parallel to the longitudinal axis of the bolts
Discrimination method of target base in DNA, and allele specific primer used in the method of the same
Method and apparatus for controlling acoustic signal bandwidth in an ultrasonic diagnostic imaging system
Wire stripping tool
Apparatus and method for topography dependent signaling
Semiconductor device and method of forming three-dimensional vertically oriented integrated capacitors
Method and apparatus for a mortgage loan management system