Resources Contact Us Home
Fast linear tag validation unit for use in microprocessor

Image Number 8 for United States Patent #6157986.

A linearly addressed cache capable of fast linear tag validation after a context switch or a translation lookaside buffer (TLB) flush. The cache is configured to validate multiple linear address tags to improve performance in systems which experience frequent context switches or TLB flushes. The cache comprises: a data array configured to store a plurality of cache lines, a linear tag array, a physical tag array, and a TLB. Each array is configured to receive a portion of a requested address. Each linear tag stored in the linear tag array corresponds to one cache line stored within the data array. Each physical tag stored in the physical tag array also corresponds to one cache line stored within the data array. The TLB is configured to store linear to physical address translations, while the linear tag array is configured to store status information for each linear tag. The status information comprises a linear tag valid bit and an enable compare bit. The linear tag array is configured as a content addressable memory and is configured to perform a parallel comparison of a first portion of the requested address with each of the plurality of stored linear tags. If one of the tags match, the linear tag array sets the corresponding valid bits if the corresponding enable compare bits are set. The linear tag array may also be configured to clear the enable compare bits in parallel.

  Recently Added Patents
Exposure apparatus, exposure method, and device manufacturing method
Storage device performance alignment notification
System and method for detecting deadlock in a multithread program
Supplier capability methods, systems, and apparatuses for extended commerce
Precoding codebooks for MIMO communication systems
Wideband antenna
Managing job execution
  Randomly Featured Patents
Aqueous solution of cationic organosilicon compounds and process for the production of the solutions
Bathtub wall surround kit
Apparatus for melting aluminum alloy scraps
Projector and control method therefor to suppress flickering
Apple juice compositions and milk-apple juice drink containing such compositions
Dual 10BASE-T and 100BASE-TX transmission termination circuit
High-speed card edge connector
Storage system and method for prioritizing data transfer access
Double induction air conditioning with fluidic control
Shoe upper