Resources Contact Us Home
Fast linear tag validation unit for use in microprocessor

Image Number 8 for United States Patent #6157986.

A linearly addressed cache capable of fast linear tag validation after a context switch or a translation lookaside buffer (TLB) flush. The cache is configured to validate multiple linear address tags to improve performance in systems which experience frequent context switches or TLB flushes. The cache comprises: a data array configured to store a plurality of cache lines, a linear tag array, a physical tag array, and a TLB. Each array is configured to receive a portion of a requested address. Each linear tag stored in the linear tag array corresponds to one cache line stored within the data array. Each physical tag stored in the physical tag array also corresponds to one cache line stored within the data array. The TLB is configured to store linear to physical address translations, while the linear tag array is configured to store status information for each linear tag. The status information comprises a linear tag valid bit and an enable compare bit. The linear tag array is configured as a content addressable memory and is configured to perform a parallel comparison of a first portion of the requested address with each of the plurality of stored linear tags. If one of the tags match, the linear tag array sets the corresponding valid bits if the corresponding enable compare bits are set. The linear tag array may also be configured to clear the enable compare bits in parallel.

  Recently Added Patents
Storage system, control method therefor, and program
Acceleration based mode switch
Sonic fast-sync system and method for bluetooth
Transmission channel for ultrasound applications
Non-volatile memory and method having efficient on-chip block-copying with controlled error rate
Location-type tagging using collected traveler data
Backside structure and methods for BSI image sensors
  Randomly Featured Patents
Front sight for a firearm
Magnetic head for perpendicular magnetic recording having a main pole and a shield and specifically structured and located coil elements and magnetic coupling layers
Sub-stage for a charge pump
Method for fabricating an array of ultra-small pores for chalcogenide memory cells
Methods and apparatus for performing data chaining in data streaming mode through a channel extender
Color image forming apparatus having different ejection parts for different paper thickness
Fuel supply system for internal combustion engine and fuel transfer tube
Method for assembling a closure tab to a lid
Inhibition of marine biofouling of surfaces
Method and appartus for detection of mechanical defects in an ingot piece composed of semiconductor material