Resources Contact Us Home
Fast linear tag validation unit for use in microprocessor

Image Number 8 for United States Patent #6157986.

A linearly addressed cache capable of fast linear tag validation after a context switch or a translation lookaside buffer (TLB) flush. The cache is configured to validate multiple linear address tags to improve performance in systems which experience frequent context switches or TLB flushes. The cache comprises: a data array configured to store a plurality of cache lines, a linear tag array, a physical tag array, and a TLB. Each array is configured to receive a portion of a requested address. Each linear tag stored in the linear tag array corresponds to one cache line stored within the data array. Each physical tag stored in the physical tag array also corresponds to one cache line stored within the data array. The TLB is configured to store linear to physical address translations, while the linear tag array is configured to store status information for each linear tag. The status information comprises a linear tag valid bit and an enable compare bit. The linear tag array is configured as a content addressable memory and is configured to perform a parallel comparison of a first portion of the requested address with each of the plurality of stored linear tags. If one of the tags match, the linear tag array sets the corresponding valid bits if the corresponding enable compare bits are set. The linear tag array may also be configured to clear the enable compare bits in parallel.

  Recently Added Patents
Optical element
Search hit URL modification for secure application integration
Method for attributing equipment operation to a specific operator
Adhesiveless decorative floor tile
Peptide toxin formulation
Method and device for three-stage atrial cardioversion therapy
Display control apparatus and method for selecting an interactive object on a display frame by a numeric controller
  Randomly Featured Patents
Tip cooling for turbine blades
Game ball holder
Computer system with a semi-differential bus signaling scheme
Test method for a semiconductor memory device applied to a margin test
Switch for pedestal sump pump
Site fueling vapor recovery emission management system
System and method for finding preempted threads in a multi-threaded application
Pipe make up device
Can opener
Information recording method and information recording device