Resources Contact Us Home
Fast linear tag validation unit for use in microprocessor

Image Number 8 for United States Patent #6157986.

A linearly addressed cache capable of fast linear tag validation after a context switch or a translation lookaside buffer (TLB) flush. The cache is configured to validate multiple linear address tags to improve performance in systems which experience frequent context switches or TLB flushes. The cache comprises: a data array configured to store a plurality of cache lines, a linear tag array, a physical tag array, and a TLB. Each array is configured to receive a portion of a requested address. Each linear tag stored in the linear tag array corresponds to one cache line stored within the data array. Each physical tag stored in the physical tag array also corresponds to one cache line stored within the data array. The TLB is configured to store linear to physical address translations, while the linear tag array is configured to store status information for each linear tag. The status information comprises a linear tag valid bit and an enable compare bit. The linear tag array is configured as a content addressable memory and is configured to perform a parallel comparison of a first portion of the requested address with each of the plurality of stored linear tags. If one of the tags match, the linear tag array sets the corresponding valid bits if the corresponding enable compare bits are set. The linear tag array may also be configured to clear the enable compare bits in parallel.

  Recently Added Patents
Systems and methods for cryopreservation of cells
Inductive antenna coupling
Image processing system and method
System and method for providing restrictions on the location of peer subnet manager (SM) instances in an infiniband (IB) network
Coordinate measuring device and method for measuring with a coordinate measuring device
Method and apparatus for managing network traffic
  Randomly Featured Patents
Microelectrogravimetrically plated biosensors and apparatus for producing same
Base station, terminal and wireless communication system
Low resistance through-wafer via
Methods and apparatus for wireless channel estimation using interpolation elimination in the Eigen domain
Input buffer circuit for semiconductor device
System and method for conducting one engine inoperative flight procedures training in a dual-engine helicopter
Image processing apparatus, image processing method, and image processing program
Process for production of glycolic acid
Novelty fish