Resources Contact Us Home
Fast linear tag validation unit for use in microprocessor

Image Number 8 for United States Patent #6157986.

A linearly addressed cache capable of fast linear tag validation after a context switch or a translation lookaside buffer (TLB) flush. The cache is configured to validate multiple linear address tags to improve performance in systems which experience frequent context switches or TLB flushes. The cache comprises: a data array configured to store a plurality of cache lines, a linear tag array, a physical tag array, and a TLB. Each array is configured to receive a portion of a requested address. Each linear tag stored in the linear tag array corresponds to one cache line stored within the data array. Each physical tag stored in the physical tag array also corresponds to one cache line stored within the data array. The TLB is configured to store linear to physical address translations, while the linear tag array is configured to store status information for each linear tag. The status information comprises a linear tag valid bit and an enable compare bit. The linear tag array is configured as a content addressable memory and is configured to perform a parallel comparison of a first portion of the requested address with each of the plurality of stored linear tags. If one of the tags match, the linear tag array sets the corresponding valid bits if the corresponding enable compare bits are set. The linear tag array may also be configured to clear the enable compare bits in parallel.

  Recently Added Patents
Automatic population of feature capabilities on a communication device
Method and system for detecting target objects
Method and system for cooling of integrated circuits
Servo write assembly
Audit planning
Transport of multiple asynchronous data streams using higher order modulation
Electro-optical device, method of manufacturing the same, and electronic apparatus
  Randomly Featured Patents
Standing-wave electron linear accelerator
Trunnion transportation system and crane using same
Fluoro-substituted dibenso[b,f] thiepins
System and method for tracking data related to containers using RF technology
Distributed architecture for a wireless data communications system
Locking orthodontic band gauge
Cue tip dressing device and method
Certain pyridyl hydrazines and hydrazides useful for protein labeling
Video camera with video disc recorder
Solid-state image pickup apparatus having a plurality of photoelectric transducers arranged in a matrix