Resources Contact Us Home
Fast linear tag validation unit for use in microprocessor

Image Number 8 for United States Patent #6157986.

A linearly addressed cache capable of fast linear tag validation after a context switch or a translation lookaside buffer (TLB) flush. The cache is configured to validate multiple linear address tags to improve performance in systems which experience frequent context switches or TLB flushes. The cache comprises: a data array configured to store a plurality of cache lines, a linear tag array, a physical tag array, and a TLB. Each array is configured to receive a portion of a requested address. Each linear tag stored in the linear tag array corresponds to one cache line stored within the data array. Each physical tag stored in the physical tag array also corresponds to one cache line stored within the data array. The TLB is configured to store linear to physical address translations, while the linear tag array is configured to store status information for each linear tag. The status information comprises a linear tag valid bit and an enable compare bit. The linear tag array is configured as a content addressable memory and is configured to perform a parallel comparison of a first portion of the requested address with each of the plurality of stored linear tags. If one of the tags match, the linear tag array sets the corresponding valid bits if the corresponding enable compare bits are set. The linear tag array may also be configured to clear the enable compare bits in parallel.

  Recently Added Patents
Systems and methods to provide report part via a web service
Methods and systems for aggregating and graphically representing information associated with a telecommunications circuit
System, apparatus and method for enabling/disabling display data channel access to enable/disable high-bandwidth digital content protection
Compact semiconductor memory device having reduced number of contacts, methods of operating and methods of making
Method and apparatus for monitoring for a radio link failure
Soft co-processors to provide a software service function off-load architecture in a multi-core processing environment
Fluid intake and content management system
  Randomly Featured Patents
Vertical FET device with low gate to source overlap capacitance
Methods, defect review tools, and systems for locating a defect in a defect review process
Reusable diaper
Heat dissipator for integrated circuit chips
Prosthetic device with protrusions for girth
Method and system to increase available bandwidth in a time division multiplexing system
Razor organizer
Synthesis of intermediates useful in preparing tricyclic compounds
Punching and binding system and elements thereof
Tester, method for testing a device under test and computer program