Resources Contact Us Home
Fast linear tag validation unit for use in microprocessor

Image Number 8 for United States Patent #6157986.

A linearly addressed cache capable of fast linear tag validation after a context switch or a translation lookaside buffer (TLB) flush. The cache is configured to validate multiple linear address tags to improve performance in systems which experience frequent context switches or TLB flushes. The cache comprises: a data array configured to store a plurality of cache lines, a linear tag array, a physical tag array, and a TLB. Each array is configured to receive a portion of a requested address. Each linear tag stored in the linear tag array corresponds to one cache line stored within the data array. Each physical tag stored in the physical tag array also corresponds to one cache line stored within the data array. The TLB is configured to store linear to physical address translations, while the linear tag array is configured to store status information for each linear tag. The status information comprises a linear tag valid bit and an enable compare bit. The linear tag array is configured as a content addressable memory and is configured to perform a parallel comparison of a first portion of the requested address with each of the plurality of stored linear tags. If one of the tags match, the linear tag array sets the corresponding valid bits if the corresponding enable compare bits are set. The linear tag array may also be configured to clear the enable compare bits in parallel.

  Recently Added Patents
Data management tool
Soliciting first party in communication session to maintain call when degradation of connection to second party is anticipated
Light emitting device
Washing-up bowl
System and method to assess and report the health of landing gear related components
Three-term predictive adder and/or subtracter
Processing abstract derived entities defined in a data abstraction model
  Randomly Featured Patents
System and method for vehicle article carrier having stowable cross bars
Baculovirus vectors and methods of use
Fast frequency-hopping transceiver and method
Multi-purpose thyristor commutation circuit
Athletic training shoe
Anti-slide covers for toggle operated pliers
Liquid-proof envelope with attached identification form
Bone screw
Wheel rim for baby strollers
High impact polyester compositions