Resources Contact Us Home
Fast linear tag validation unit for use in microprocessor

Image Number 8 for United States Patent #6157986.

A linearly addressed cache capable of fast linear tag validation after a context switch or a translation lookaside buffer (TLB) flush. The cache is configured to validate multiple linear address tags to improve performance in systems which experience frequent context switches or TLB flushes. The cache comprises: a data array configured to store a plurality of cache lines, a linear tag array, a physical tag array, and a TLB. Each array is configured to receive a portion of a requested address. Each linear tag stored in the linear tag array corresponds to one cache line stored within the data array. Each physical tag stored in the physical tag array also corresponds to one cache line stored within the data array. The TLB is configured to store linear to physical address translations, while the linear tag array is configured to store status information for each linear tag. The status information comprises a linear tag valid bit and an enable compare bit. The linear tag array is configured as a content addressable memory and is configured to perform a parallel comparison of a first portion of the requested address with each of the plurality of stored linear tags. If one of the tags match, the linear tag array sets the corresponding valid bits if the corresponding enable compare bits are set. The linear tag array may also be configured to clear the enable compare bits in parallel.

  Recently Added Patents
Injection molding method and injection molding machine
Integrated circuits with magnetic core inductors and methods of fabrications thereof
Power supply input voltage detection circuit
Method of synchronization for low power idle
Method and apparatus for communication channel error rate estimation
Pattern identification apparatus, control method and program thereof
Pattern forming method using printing device and method of manufacturing liquid crystal display device using the same
  Randomly Featured Patents
Casing for projection screen system
Electrically and mechanically redundant release mechanism
Magnetic recording medium having a silicon oxide protective layer with an electrical specific resistance of from 3.3.times.10.sup.13 to 5.0.times..sup.15
Anisotropic magnetoresistance measurement apparatus and method thereof
Apparatus for wide-area fire detection
Plug-in unit
Scan driver IC for a liquid crystal display
Tissue holder
Membrane and static mixer-moderated bioreactor with anti-fouling device
Collimating compound catoptric immersion lens