Resources Contact Us Home
Circuit for controlling writing data into memory and allowing concurrent reset generation and writing data operation

Image Number 12 for United States Patent #6119211.

There is provided a circuit for controlling writing data into an address of a memory, the data and address being transmitted from a central processing unit, the circuit (a) latching address and data transmitted from the central processing unit, (b) storing a first signal transmitted from the central processing unit, (c) writing latched data into a latched address of the memory by a second signal associated with the first signal, and (d) invalidating the second signal after a period of time necessary for writing data into the address has passed. The above mentioned circuit makes sure that writing data into a memory can be completed without destruction of the data, even if a reset factor is generated while data is being written into a memory. In addition, reset timing for an entire device in which the above mentioned circuit is contained is not out of phase, ensuring prevention of malfunction of the device.

  Recently Added Patents
Method for the synthesis of an array of metal nanowire capable of supporting localized plasmon resonances and photonic device comprising said array
Access control method, information display device using the same, and information display system
Display panel and gate driving circuit and driving method for gate driving circuit
Bisphosphonate compounds
Electrifying roller
Data unit receiver and sender control method
  Randomly Featured Patents
Apparatus for aiding in the manipulation of a tool
Method and system for providing a link in an electronic file being presented to a user
Auto-balance method and apparatus for suppression of residual lines in a transmitted spectrum
Synchronization of processors in a fault tolerant multi-processor system
Keypad for telephones and the like
Use of conjugated linoleic acids
Pedal parking brake device
Method of manufacturing a contact for a capacitor of high density DRAMs
Phase linking of output clock with master clock in memory architecture
Brush roll for a vacuum cleaner