Resources Contact Us Home
Nonvolatile semiconductor storage device having a plurality of blocks of memory cell transistors formed on respective wells isolated from each other

Image Number 2 for United States Patent #6091632.

A plurality of blocks of memory cell transistors are formed on the respective isolated wells. In a write stage, a predetermined write-stage well voltage is applied to the well of a selected block including the memory cell transistors to be subjected to a write operation, a bias voltage is applied to the well of each of the remaining, non-selected blocks to increase a threshold voltage of the memory cell transistors of each non-selected block, in comparison with a threshold voltage determined by the predetermined write-stage well voltage, and a voltage is applied to the control gates of the memory cell transistors of each non-selected block to reduce a difference between a potential of the floating gate of each memory cell transistor of each non-selected block and a write-stage drain voltage applied to the drain of the memory cell transistor through the associated bit line such that a source-drain leak current of each memory cell transistor in the non-selected blocks falls in a permissible range.

  Recently Added Patents
Selecting from a plural of energy saving modes
Performance apparatus, a method of controlling the performance apparatus and a program recording medium
PVD coated tool
Method of producing probabilities of being a template shape
Mobile terminal based on W-CDMA system having receive diversity function and system thereof
Method and system for filtering home-network content
System and method of interfacing co-processors and input/output devices via a main memory system
  Randomly Featured Patents
Digital signal processing circuit
X-ray tube device with detachable heat exchanger
Human papillomavirus vaccine for oral administration
Process for producing compound oxide high temperature superconducting material Tl.sub.y Cu.sub.l-y O.sub.3-z where RE=Y or La
Optical disc drive with resilient member for reducing impact force to optical pick-up unit
System and method for transmit diversity base upon transmission channel delay spread
Chip carrier package
Method for forming a cylindrical capacitor
Metal gate with CVD amorphous silicon layer and silicide for CMOS devices and method of making with a replacement gate process
Process for the manufacture of 2-amino-aryleno-thiazole compounds and of derivatives thereof N-substituted in the ring