Resources Contact Us Home
Nonvolatile semiconductor storage device having a plurality of blocks of memory cell transistors formed on respective wells isolated from each other

Image Number 2 for United States Patent #6091632.

A plurality of blocks of memory cell transistors are formed on the respective isolated wells. In a write stage, a predetermined write-stage well voltage is applied to the well of a selected block including the memory cell transistors to be subjected to a write operation, a bias voltage is applied to the well of each of the remaining, non-selected blocks to increase a threshold voltage of the memory cell transistors of each non-selected block, in comparison with a threshold voltage determined by the predetermined write-stage well voltage, and a voltage is applied to the control gates of the memory cell transistors of each non-selected block to reduce a difference between a potential of the floating gate of each memory cell transistor of each non-selected block and a write-stage drain voltage applied to the drain of the memory cell transistor through the associated bit line such that a source-drain leak current of each memory cell transistor in the non-selected blocks falls in a permissible range.

  Recently Added Patents
Probe for ultrasound diagnostic apparatus
Semiconductor device and manufacturing method thereof
Handover signaling in wireless networks
Antenna for an automobile
Lightning-protective explosion-preventive fastener
Method for testing multi-chip stacked packages
Configuration and incentive in event management environment providing an automated segmentation of consideration
  Randomly Featured Patents
Apparatus for the undirectional vibration testing of an equipment under a controlled atmosphere
Self-testing transceiver
Use of a two-way stack approach to optimize flash memory management for embedded database systems
Motor vehicle seat with a back rest and a seat
Method and system for using a non-inversible transform and dynamic keys to protect firmware
Method for transforming overlapping paths in a logical model to their physical equivalent based on transformation rules and limited traceability
Lower leg and foot overlay
X-ray tube apparatus with protective resistors
Method of reducing floating body effect of SOI MOS device via a large tilt ion implantation
Charged particle system