Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Nonvolatile semiconductor storage device having a plurality of blocks of memory cell transistors formed on respective wells isolated from each other










Image Number 2 for United States Patent #6091632.

A plurality of blocks of memory cell transistors are formed on the respective isolated wells. In a write stage, a predetermined write-stage well voltage is applied to the well of a selected block including the memory cell transistors to be subjected to a write operation, a bias voltage is applied to the well of each of the remaining, non-selected blocks to increase a threshold voltage of the memory cell transistors of each non-selected block, in comparison with a threshold voltage determined by the predetermined write-stage well voltage, and a voltage is applied to the control gates of the memory cell transistors of each non-selected block to reduce a difference between a potential of the floating gate of each memory cell transistor of each non-selected block and a write-stage drain voltage applied to the drain of the memory cell transistor through the associated bit line such that a source-drain leak current of each memory cell transistor in the non-selected blocks falls in a permissible range.








 
 
  Recently Added Patents
Zero-copy network and file offload for web and application servers
Heat transfer label for decorating a metal container
Method for controlling a motor
Printing apparatus
Liquid crystal panel and liquid crystal display
Preventative traffic congestion social networking improvement system within a community
Polycarbonate resin composition and formed product thereof
  Randomly Featured Patents
Capped structured organic film compositions
Drivable automatic floor cleaning machine
Lanced strip, dynamoelectric machine, core, and stationary assembly
Swim suit construction
RFID tag for an object having metallic portions, tag coupler and method thereof
Increased receive sensitivity radio frequency front end integrated circuits
Wall hanger for modular caps
Decrypting load balancing array system
Display apparatus and a tuner mounted thereon
Write head driver circuit and method for writing to a memory disk