Image Number 12 for United States Patent #6088286.
A memory array is divided into memory blocks each including a predetermined number of rows, and voltages on storage nodes are boosted by changing cell plate voltages in the memory block including a selected word line. An unselected word line is held at a negative voltage level when the selected word line is driven to a power supply voltage level. Thereby, it is possible to prevent movement of charges due to connection of a bit line with the storage node at the time of change in cell plate voltage of an unselected memory cell, and destruction of data in the unselected memory cell can be prevented. A dynamic semiconductor memory device not requiring a boosted voltage is provided.