Resources Contact Us Home
Word line non-boosted dynamic semiconductor memory device

Image Number 12 for United States Patent #6088286.

A memory array is divided into memory blocks each including a predetermined number of rows, and voltages on storage nodes are boosted by changing cell plate voltages in the memory block including a selected word line. An unselected word line is held at a negative voltage level when the selected word line is driven to a power supply voltage level. Thereby, it is possible to prevent movement of charges due to connection of a bit line with the storage node at the time of change in cell plate voltage of an unselected memory cell, and destruction of data in the unselected memory cell can be prevented. A dynamic semiconductor memory device not requiring a boosted voltage is provided.

  Recently Added Patents
Facial recognition using a sphericity metric
Biometric data display system and method
Decrementing settings for a range of power caps when a power cap is exceeded
Dual-box location aware and dual-bitmap voltage domain aware on-chip variation techniques
Polyolefin and composition for pipe systems and sheets
Compatibility check
  Randomly Featured Patents
Method of testing a semiconductor chip
Use of the site-specific integrating function of phage .phi.C31
Method and apparatus for generating an air curtain with heated air
Pigmented phase change inks containing low molecular weight quaternary ammonium salt dispersants
Vehicle radiant heating control system
Noise estimation in communication receivers
Method and system for flip chip configurable RF front end with an off-chip balun
Radioluminescent semiconductor light source
Synthetic elevation aperture for ultrasound systems and methods
Audio-video storage unit