Resources Contact Us Home
Integrated device in an emitter switching configuration and with a cellular structure

Image Number 8 for United States Patent #6084286.

An integrated device comprises a high-voltage transistor and a low-voltage transistor in an emitter-switching configuration integrated in a chip (400) of semiconductor material comprising a buried P-type region (120) and a corresponding P-type contact region (405) which delimit a portion of semiconductor material within which the low-voltage transistor is formed. The contact region (405) has a network structure such as to divide this portion of semiconductor material into a plurality of cells (410) within each of which there is an elemental P-type base region (425) and an elemental N-type emitter region (430) of the low-voltage transistor. The elemental regions (425) and (430) of the various cells (410) are electrically connected to one another by means of surface metal contacts.

  Recently Added Patents
Resistor-2 resistor (R-2R) digital-to-analog converter with resistor network reversal
Egg separator
Data storage device with surface ornamentation
Far field telemetry operations between an external device and an implantable medical device during recharge of the implantable medical device via a proximity coupling
Inverter, NAND gate, and NOR gate
Quantitative sleep analysis system and method
  Randomly Featured Patents
Electrophotographic photoconductor
Hockey glove
Movable anode fuel cell battery
Illumination optical device and image reading device
Cache control system and method for selectively performing a non-cache access for instruction data depending on memory line access frequency
Grain roasting machine and method
Determining multiphase saturations by NMR imaging of multiple nuclides
Seismic ceiling support
Apparatus for creating re-entrant nozzles