Resources Contact Us Home
Integrated device in an emitter switching configuration and with a cellular structure

Image Number 8 for United States Patent #6084286.

An integrated device comprises a high-voltage transistor and a low-voltage transistor in an emitter-switching configuration integrated in a chip (400) of semiconductor material comprising a buried P-type region (120) and a corresponding P-type contact region (405) which delimit a portion of semiconductor material within which the low-voltage transistor is formed. The contact region (405) has a network structure such as to divide this portion of semiconductor material into a plurality of cells (410) within each of which there is an elemental P-type base region (425) and an elemental N-type emitter region (430) of the low-voltage transistor. The elemental regions (425) and (430) of the various cells (410) are electrically connected to one another by means of surface metal contacts.

  Recently Added Patents
Methods and apparatuses for configuring and operating graphics processing units
Method of optimizing air mover performance characteristics to minimize temperature variations in a computing system enclosure
Soft co-processors to provide a software service function off-load architecture in a multi-core processing environment
Vaccine composition against Streptococcus pyogenes
Architectural panel with millet and grass
Damage resistant antenna
Mobile terminal and method for displaying information
  Randomly Featured Patents
High voltage transformer
Oven and rotisserie
Pothole protection mechanism
Systems and methods of pipelining multiple document node streams through a query processor
Combined granulator, dryer and coater
Desk lamp
Method for manufacturing a cutter
Combination sea valve and deballast pump
Antigen fraction of Schistosoma mansoni eggs suitable for testing for schistosomiasis
Water borne metallic coating composition