Resources Contact Us Home
Integrated device in an emitter switching configuration and with a cellular structure

Image Number 3 for United States Patent #6084286.

An integrated device comprises a high-voltage transistor and a low-voltage transistor in an emitter-switching configuration integrated in a chip (400) of semiconductor material comprising a buried P-type region (120) and a corresponding P-type contact region (405) which delimit a portion of semiconductor material within which the low-voltage transistor is formed. The contact region (405) has a network structure such as to divide this portion of semiconductor material into a plurality of cells (410) within each of which there is an elemental P-type base region (425) and an elemental N-type emitter region (430) of the low-voltage transistor. The elemental regions (425) and (430) of the various cells (410) are electrically connected to one another by means of surface metal contacts.

  Recently Added Patents
Method for operation of multi-layer-multi-turn high efficiency inductors
Dual-leadframe multi-chip package and method of manufacture
Locking flange
Electronic apparatus and manufacturing method of electronic apparatus
Device for increasing chip testing efficiency and method thereof
Ion generation using wetted porous material
Single-stage PFC converter with constant voltage and constant current
  Randomly Featured Patents
Process for the preparation of pyrrolo-quinoline quinone
Combined dispenser case for a contact lens cleaning fabric and tray
System for training helicopter pilots
Method and system for systematic defect identification
Socially interactive autonomous robot
Method and apparatus for chemical imaging in a microfluidic circuit
Thermal control film for spacecraft
Stabilizer arrangement for a motor vehicle
Method and apparatus for folding sheet materials with tessellated patterns
System for displaying a cumulative fuel economic driving area and method thereof