Resources Contact Us Home
Basic input-output system (BIOS) read-only memory (ROM) with capability for vertical scrolling of bitmapped graphic text by columns

Image Number 17 for United States Patent #6078306.

Data representing bitmapped graphics and/or text characters is stored in a video buffer or memory of a computer. A window is designated that includes contiguous rows and columns of data to be scrolled. The data in the window is vertically scrolled by columns. One column can be scrolled at a time, or two or more adjacent or alternating columns can be scrolled at a time. The column scrolling method is faster than scrolling by rows when the number of rows in the window is small and/or the number of rows to scroll is high. Program instructions for implementing the scrolling are preferably stored in a Basic Input-Output System (BIOS) Read-Only Memory (ROM) chip to provide a built-in, backward compatible low resolution display capability, e.g. a Color Graphics Adapter (CGA) text display, for a newer computer or other data processing device.

  Recently Added Patents
Electrophoretic element and display device
System and method for routing streaming data requests
Multi display device and method of controlling the same
Automated measurement of concentration and/or amount in a biological sample
Security authentication method, apparatus, and system
Bicycle shifting method
Method and apparatus for a cryptographically assisted commercial network system designed to facilitate buyer-driven conditional purchase offers
  Randomly Featured Patents
Ink set, ink jet recording method, recorded matter, and ink jet recording apparatus
Modacryl filaments and fibers and process for their manufacture
Points and crossing changer
Vibration screen
Filtering apparatus comprising parallel cylindrical filter elements disposed in a housing chamber
Catalyst composition and process for its preparation
Wire dot printer head with armature guides
Method of preparing soluble aromatic polyimides and varnish compositions using same
Trench power MOSFET with reduced gate resistance