Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method and apparatus for increasing the time available for refresh for 1-t SRAM compatible devices










Image Number 10 for United States Patent #6075740.

A memory system including a DRAM array, a read buffer, a write buffer and an input/output (I/O) interface. The read buffer and write buffer are coupled between the DRAM array and the I/O interface. When an external transaction involves multiple pieces of data in consecutive address locations, such as a burst access, parallel operations are performed in the DRAM array and the I/O interface. In a burst read transaction, all the data in the burst transaction is pre-fetched from the DRAM memory into the read buffer in one memory cycle. After the read data has been pre-fetched, the DRAM array is available for a refresh operation. The DRAM array can therefore be refreshed while the burst read data is sequentially transferred from the read buffer to the I/O interface. In a burst write transaction, multiple burst write data values are written to the write buffer over multiple I/O cycles. This burst write data is not retired to the DRAM array until the next write transaction. At this time, all of the burst write data is simultaneously retired to the DRAM array. As a result, the DRAM array is only engaged in the burst write transaction for one memory cycle. Because the DRAM array is not engaged in the transfer of the new data values from the I/O interface to the write buffer, the DRAM array can be refreshed during one or more of the remaining three I/O cycles.








 
 
  Recently Added Patents
Representations of compressed video
Blueberry plant named `DrisBlueFour`
Storage apparatus and storage apparatus management method performing data I/O processing using a plurality of microprocessors
System and method for discontinuous reception control start time
Focus adjustment unit and optical scanning microscope
Molded surface of a concrete product
Soft co-processors to provide a software service function off-load architecture in a multi-core processing environment
  Randomly Featured Patents
Serial data transfer apparatus for determining a reception time and a transmission time
Semiconductor integrated circuit including test facilitation circuit and test method thereof
Method and system for equal acoustics porting
Memory management module
Gear wrench
Plumbing apparatus
Extended multiple gap motors for electromagnetic transducers
Semiconductor light emitting device on insulating substrate and its manufacture method
Cover assembly for an internal combustion engine
GPS receiver capable of calculating accurate 2DRMS