Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Learning methods in binary systems










Image Number 14 for United States Patent #6061673.

This invention provides learning methods in binary systems by modifying the connected states of the circuit among each basic binary gate in binary combined logical and sequential circuits composed with basic binary gates such as AND, OR, NOT, NAND, NOR and EXOR gates. As the pseudo-neuron theory and the pseudo-potential energy theory are skillfully introduced, it is possible to attain specified learning effects during a very short learning period. Further, as implementation of the learning methods into the conventional computer and other digital equipment is simple, it is expected to be used widely in wide application, for example, such as in image processing, voice processing or natural word processing.








 
 
  Recently Added Patents
Methods, systems, and products for providing ring backs
Magnetic recording medium, information storage device, and method of manufacturing magnetic recording medium
Preparation and use of meristematic cells belonging to the Dendrobium phalaenopsis, Ansellia, Polyrrhiza, Vanilla, Cattleya and Vanda genera with high content of phenylpropanoids, hydrosoluble
Sensor chip, sensor cartridge, and analysis apparatus
System and method for self service marketing research
Toothbrush holder
Portable stand
  Randomly Featured Patents
Adapter for welding objects to plastic
Banknote receipt and payout apparatus
Page buffer for a programmable memory device
Formulations and methods for straightening hair
Method and apparatus for obtaining electrical power from sea water and other liquids
Method and an apparatus for charging an anti-lock brake system with brake liquid
Exopeptidase catalyzed site-specific bonding of supports, labels and bioactive agents to proteins
Adjustable removable weather shield for a wheelchair
Electro-optical sensor for color television games and training systems
Method for growing a monocrystalline oxide layer and for fabricating a semiconductor device on a monocrystalline substrate