Resources Contact Us Home
Learning methods in binary systems

Image Number 13 for United States Patent #6061673.

This invention provides learning methods in binary systems by modifying the connected states of the circuit among each basic binary gate in binary combined logical and sequential circuits composed with basic binary gates such as AND, OR, NOT, NAND, NOR and EXOR gates. As the pseudo-neuron theory and the pseudo-potential energy theory are skillfully introduced, it is possible to attain specified learning effects during a very short learning period. Further, as implementation of the learning methods into the conventional computer and other digital equipment is simple, it is expected to be used widely in wide application, for example, such as in image processing, voice processing or natural word processing.

  Recently Added Patents
Radio communication system, base station apparatus, terminal apparatus, and radio communication method for radio communication system
Catalyst composition comprising shuttling agent for ethylene multi-block copolymer formation
Generalized AC-DC synchronous rectification techniques for single- and multi-phase systems
Amide derivatives, process for preparation thereof and use thereof as insecticide
Piezoelectric device and fabricating method thereof
Method and system for monitoring and treating hemodynamic parameters
MOS transistor having combined-source structure with low power consumption and method for fabricating the same
  Randomly Featured Patents
Process for producing polymer
Quick-connect thermal solution for computer hardware testing
Lead frame with lead-securing tape bonded to the inner lead sections of plural leads and a method of manufacturing the same
Water separator for a down hole drill
Semiconductor laser device, method for manufacturing the same and optical pickup apparatus
Method of making stacked E-cell capacitor DRAM cell
Liposome containing shRNA molecule targeting a thymidylate synthase and use thereof
Method and means for fixing door furniture
Similarity-extraction force-oriented floor planner
Content addressable memory (CAM) device and method for flexible suppression of hit indications