Resources Contact Us Home
Apparatus for performing multiply-add operations on packed data

Image Number 16 for United States Patent #6035316.

A processor having a first and second storage having a first and second packed data, respectively. Each packed data includes a first, second, third, and fourth data element. A multiply-add circuit is coupled to the first and second storage areas. The multiply-add circuit includes a first, second, third, and fourth multiplier, wherein each of the multipliers receives a corresponding set of said data elements. The multiply-add circuit further includes a first adder coupled to the first and second multipliers, and second adder coupled to the third and fourth multipliers. A third storage area is coupled to the adders. The third storage area includes a first and second field for saving output of the first and second adders, respectively, as first and second data elements of a third packed data.

  Recently Added Patents
Multipoint photonic doppler velocimetry using optical lens elements
Polyureas made from aminocrotonates and enaminones
Image processing apparatus and image processing method
Micromechanical component, device for beam deflection of monochromatic light, and spectrometer
Configuration method and system of complex network and configuration and management module of server resources
Digital broadcast receiver and method for processing caption thereof
Early kill removal graphics processing system and method
  Randomly Featured Patents
Current mirror using resistor ratios in CMOS process
Chip package
Extrusion for use in the construction of a window
Snow making machine
USB (universal serial bus) interface allowing a maximum load value of 2 amperes and switching the USB interface to a disconnected state when the load value exceeds 2 amperes
Signaling protocol conversion system
Clematis plant named `Evipo003`
Two wheel drive bicycle
Image heating apparatus with movable electroconductive member
Process and apparatus for forming fastener elements