Resources Contact Us Home
Apparatus for performing multiply-add operations on packed data

Image Number 15 for United States Patent #6035316.

A processor having a first and second storage having a first and second packed data, respectively. Each packed data includes a first, second, third, and fourth data element. A multiply-add circuit is coupled to the first and second storage areas. The multiply-add circuit includes a first, second, third, and fourth multiplier, wherein each of the multipliers receives a corresponding set of said data elements. The multiply-add circuit further includes a first adder coupled to the first and second multipliers, and second adder coupled to the third and fourth multipliers. A third storage area is coupled to the adders. The third storage area includes a first and second field for saving output of the first and second adders, respectively, as first and second data elements of a third packed data.

  Recently Added Patents
Signal processing device, signal processing method and program
Signal processor and signal processing method
System for encrypting and decrypting a plaintext message with authentication
Solar powered charging shelter and system and method thereof
Integrated process for the manufacture of fluorinated olefins
System and method for managing a loyalty program via an association network infrastructure
Triple-action pest control formulation and method
  Randomly Featured Patents
Method of coupling cosmetic materials and cosmetics containing coupled materials
Method for controlling the silicon nitride profile during patterning using a novel plasma etch process
Method and system for supporting wireless features in a Generic C wireline architecture
Wheelbarrow handle adapter
Oxygen sensor monitoring
Display driver and electronic instrument
Alarm toe switch
Foamed plastic sheet
Modular, portable data processing terminal for use in a radio frequency communication network
Colour video intercom with capacitive keypad and touch screen