Resources Contact Us Home
Apparatus for performing multiply-add operations on packed data

Image Number 13 for United States Patent #6035316.

A processor having a first and second storage having a first and second packed data, respectively. Each packed data includes a first, second, third, and fourth data element. A multiply-add circuit is coupled to the first and second storage areas. The multiply-add circuit includes a first, second, third, and fourth multiplier, wherein each of the multipliers receives a corresponding set of said data elements. The multiply-add circuit further includes a first adder coupled to the first and second multipliers, and second adder coupled to the third and fourth multipliers. A third storage area is coupled to the adders. The third storage area includes a first and second field for saving output of the first and second adders, respectively, as first and second data elements of a third packed data.

  Recently Added Patents
Peered proctoring
Treatment devices with deliver-activated inflatable members, and associated systems and methods for treating the spinal cord and other tissues
Prevention and treatment of osteoarthritis
Brushless motor drive apparatus and drive method
Wireless control system for a patient support apparatus
Semiconductor device having trapezoidal shaped trenches
Semiconductor device and method for manufacturing the same
  Randomly Featured Patents
High efficiency incandescent lamp with diode rectifier
Recessed metallurgy for dielectric substrates
Silver halide color photographic material
Electroluminescent display with memory effect and half-tones
Crime prevention display device, exhibit crime prevention alarm control method and apparatus therefor
Telephone handset
Reduction of noise visibility in a digital video system
Hand-held carrier for a roll of blueprints and cut blank therefor
Laundry detergent compositions containing water soluble dye complexing polymers
Internal combustion engine with apparatus responsive to shortage of coolant