Resources Contact Us Home
Apparatus for performing multiply-add operations on packed data

Image Number 13 for United States Patent #6035316.

A processor having a first and second storage having a first and second packed data, respectively. Each packed data includes a first, second, third, and fourth data element. A multiply-add circuit is coupled to the first and second storage areas. The multiply-add circuit includes a first, second, third, and fourth multiplier, wherein each of the multipliers receives a corresponding set of said data elements. The multiply-add circuit further includes a first adder coupled to the first and second multipliers, and second adder coupled to the third and fourth multipliers. A third storage area is coupled to the adders. The third storage area includes a first and second field for saving output of the first and second adders, respectively, as first and second data elements of a third packed data.

  Recently Added Patents
Generating network topology parameters and monitoring a communications network domain
Vehicle wheel
High-resolution ranging and location finding using multicarrier signals
Chemically bonded carbon nanotube-polymer hybrid and nanocomposite thereof
Hepodxilin analog enantiomers
Crystalline form of zofenopril calcium
Transfer device and image forming apparatus including regulation member
  Randomly Featured Patents
Mobile device mount clip assembly
Scroll compressor having a check valve received in a stationary scroll member recess
Client processor device for building application files from file fragments for different versions of an application
High performance integrated inductor
Portable telephone
Photographic film spool
Human novel cDNA, TGF-beta superfamily protein encoded thereby and the use of immunosuppressive agent
Die cut headwear
Variable reticulation time delay and integrate sensor
Process and a device for controlling the radiation-convection ratio in a heating apparatus