Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Method for manufacturing capacitor structure of dynamic memory cell










Image Number 3 for United States Patent #6025247.

A method is disclosed to manufacture a capacitor structure having a high capacitance and a flat topography on a semiconductor device. The method includes steps of: (a) forming a first insulating layer over a substrate having a transistor structure; (b) forming a first and a second contact holes on the first insulating layer; (c) forming a first conducting layer over the first insulating layer; (d) forming a bit line structure above the first contact hole; (e) forming an etching stop layer and a second insulating layer over the substrate, and removing a portion of the etching stop layer and the second insulating layer for forming a capacitor area wherein the second contact plug is exposed; (f) forming a second conducting layer over the substrate, and forming a sacrificial layer in the capacitor area for covering a portion of the second conducting layer; (g) forming the capacitor structure in the capacitor area.








 
 
  Recently Added Patents
Method and apparatus for visual neural stimulation
Process for producing dipeptides or dipeptide derivatives
Pyrazole kinase modulators and methods of use
Exposure method, exposure apparatus, and method for producing device
System and method for efficient resource management of a signal flow programmed digital signal processor code
Cross-linkable compositions
Image forming apparatus detecting color patterns and generating interleaf images at predetermined position
  Randomly Featured Patents
Methods and apparatus for forming cable media
Porous inkjet recording system comprising ink-pigment-trapping surface layer
Compositions for use in golf balls
Code lengthening system
Gas turbine pressure sensing systems and methods of assembly
Method for modifying navigation information and navigation apparatus using the same
Web dispenser
Quality indicator and method for frame selection in wireless network
System and method for configuring information handling system integrated circuits
Deep fat fryer