Resources Contact Us Home
Method for manufacturing capacitor structure of dynamic memory cell

Image Number 18 for United States Patent #6025247.

A method is disclosed to manufacture a capacitor structure having a high capacitance and a flat topography on a semiconductor device. The method includes steps of: (a) forming a first insulating layer over a substrate having a transistor structure; (b) forming a first and a second contact holes on the first insulating layer; (c) forming a first conducting layer over the first insulating layer; (d) forming a bit line structure above the first contact hole; (e) forming an etching stop layer and a second insulating layer over the substrate, and removing a portion of the etching stop layer and the second insulating layer for forming a capacitor area wherein the second contact plug is exposed; (f) forming a second conducting layer over the substrate, and forming a sacrificial layer in the capacitor area for covering a portion of the second conducting layer; (g) forming the capacitor structure in the capacitor area.

  Recently Added Patents
Evaluating programmer efficiency in maintaining software systems
LED light
Solar cell with hyperpolarizable absorber
Processing financial documents
Battery power management system and method
Pressure washer
Error correct coding device, error correct coding method, and error correct coding program
  Randomly Featured Patents
Fluorine-containing copolymer, process for its production and curable composition
High capacity, high performance low profile disk drive
Auditory stimulation using CW and pulsed signals
Method and device for processing a multichannel signal for use with a headphone
Ocean mining system and process
Wrinkle treatment formulation
Insert mount and device
Method and apparatus for processing usage rights expressions
Structure of an interleaving striped capacitor substrate
Parallel-to-serial conversion of optical data using acousto-optical diffraction