Resources Contact Us Home
Method for manufacturing capacitor structure of dynamic memory cell

Image Number 18 for United States Patent #6025247.

A method is disclosed to manufacture a capacitor structure having a high capacitance and a flat topography on a semiconductor device. The method includes steps of: (a) forming a first insulating layer over a substrate having a transistor structure; (b) forming a first and a second contact holes on the first insulating layer; (c) forming a first conducting layer over the first insulating layer; (d) forming a bit line structure above the first contact hole; (e) forming an etching stop layer and a second insulating layer over the substrate, and removing a portion of the etching stop layer and the second insulating layer for forming a capacitor area wherein the second contact plug is exposed; (f) forming a second conducting layer over the substrate, and forming a sacrificial layer in the capacitor area for covering a portion of the second conducting layer; (g) forming the capacitor structure in the capacitor area.

  Recently Added Patents
Resin composition, prepreg, resin sheet, metal-clad laminate, printed wiring board, multilayer printed wiring board and semiconductor device
Method for treating oncological diseases
Complete context search system
Kit and method for the capture of tumor cells
Semiconductor device
Highly specialized application protocol for email and SMS and message notification handling and display
Monitoring device for monitoring a display device
  Randomly Featured Patents
Semiconductor package and method of manufacturing the same
Process for modifying hydrophilic polymers
Protection devices and arrangements for telephone lines
Thermally developable material
Personal computer
High vertical conformance steam drive oil recovery method
Calixarenes and their use for sequestration of metals
Drive force transmitting mechanism
Franchise board game
Method and apparatus for splitting two-phase flow at pipe tees