Resources Contact Us Home
Method for manufacturing capacitor structure of dynamic memory cell

Image Number 11 for United States Patent #6025247.

A method is disclosed to manufacture a capacitor structure having a high capacitance and a flat topography on a semiconductor device. The method includes steps of: (a) forming a first insulating layer over a substrate having a transistor structure; (b) forming a first and a second contact holes on the first insulating layer; (c) forming a first conducting layer over the first insulating layer; (d) forming a bit line structure above the first contact hole; (e) forming an etching stop layer and a second insulating layer over the substrate, and removing a portion of the etching stop layer and the second insulating layer for forming a capacitor area wherein the second contact plug is exposed; (f) forming a second conducting layer over the substrate, and forming a sacrificial layer in the capacitor area for covering a portion of the second conducting layer; (g) forming the capacitor structure in the capacitor area.

  Recently Added Patents
Integrated circuit packaging system with coupling features and method of manufacture thereof
Programmable computer mouse
System and method for the heterologous expression of polyketide synthase gene clusters
Sense-amplifier monotizer
Binder for secondary battery providing excellent adhesion strength and cycle property
Laminar library screen
Method of bonding metallic members, and metallic bonded body
  Randomly Featured Patents
Auto light intensity adjustment system
Substrate treating method and apparatus
Nocardia foaming controlling method of waste water treatment
Light modulating devices having grey scale levels using multiple state selection in combination with temporal and/or spatial dithering
Cradle straightener feeder
Delay distributed virtually-concatenated data traffic
Cab window lock system
Tracked mobility device
Combined support for holding and displaying cards
Program method of nonvolatile memory device