Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Process for producing a high performance bipolar structure










Image Number 11 for United States Patent #6004855.

A process for producing a small shallow-depth high-performance bipolar structure having low parasitic capacitance is disclosed wherein an active base region of a P-type material is first defined in a substrate, a portion of which is of N-type material in a device formation area surrounded by an isolating oxide regions, such as trenches or the like. An N-doped polysilicon layer is then defined over the active base region and over field oxide regions located atop the isolating trenches. This N-poly region, when treated, will provide an interdigitated collector with self aligning emitter region aligned over the active base region. After appropriate spaced isolation layers are placed, a P-poly layer is laid down and heat treated to cause the P-type doping material to diffuse into the substrate contact to the active base region. A thin buried collector layer, approximately 1.5- to 2-micron thick, can be used as a result of the combination of an interdigitated collector design and a thin epitaxial region in which the active base is located; this combination contributing to a low effective collector resistance that compensates for the increased resistance associated with a thinner buried collector layer. The process provides for collector contacts in close proximity to the active device region permitting fabrication of a small device with very low parasitic capacitance.








 
 
  Recently Added Patents
Toner for developing electrostatic charge image, electrostatic charge image developer, toner cartridge, process cartridge, image forming method, and image forming apparatus
Ion beam system and method of operating ion beam system
Fluorescent molecule and method for detecting target nucleic acid
Method for preparing a .beta.-SiAlON phosphor
Resin composition and molded article
Method, apparatus, and system for energy efficiency and energy conservation including dynamic cache sizing and cache operating voltage management for optimal power performance
Managing imaging of computing devices
  Randomly Featured Patents
Wall flower support structure
Lithographic apparatus and device manufacturing method
Spring loaded flag
Method of making envelope assemblies
Joint for a submarine cable
Portable telephone handset
Vortex flowmeter with vortex amplifying throttle
Method of manufacturing a semiconductor device with fluorinated layer for blocking alkali ions
Refrigeration control system with self-adjusting defrost interval
Environmentally-neutral processing with condensed phase cryogenic fluids