Resources Contact Us Home
Method and apparatus for redundancy word line replacement in a repairable semiconductor memory device

Image Number 10 for United States Patent #5963489.

A method and apparatus for repairing a semiconductor memory device. A row redundancy replacement arrangement is provided to repair the memory device consisting of a first plurality of redundant true word lines and a second plurality of redundant complement word lines to simultaneously replace the same first number of first normal word lines and the same second number of the normal complement word lines. An address reordering scheme, preferably implemented as a word line selector circuit and controlled by redundancy control logic and address inputs, allows the redundant true (complement) word lines to replace the normal true (complement) word lines when making the repair. The redundancy replacement arrangement ensures that consistency of the bit map is maintained at all times, irrespective whether the memory device operates in a normal or in a redundancy mode. This approach introduces an added flexibility of incorporating the redundancy replacement without affecting the column access speed.

  Recently Added Patents
Lens system
Magnifying glass
Method and apparatus for analysis of histopathology images and its application to cancer diagnosis and grading
Methods and apparatus to determine impressions using distributed demographic information
Methods for determining decoding order in a MIMO system with successive interference cancellation
Integrated transmit/receive switch
Electronic device assemblies
  Randomly Featured Patents
Portable engine test stand
Low mass roller valve lifter assembly
Outer front face of a utensil knob
Method for forming a dielectric
Flush-mount supply line and drain connector
Pneumatic tires
Revolver safety lock
Agents for alleviating side effects
Method of forming an image
Method of sticking film sheet on panel surface