Resources Contact Us Home
Method and apparatus for redundancy word line replacement in a repairable semiconductor memory device

Image Number 10 for United States Patent #5963489.

A method and apparatus for repairing a semiconductor memory device. A row redundancy replacement arrangement is provided to repair the memory device consisting of a first plurality of redundant true word lines and a second plurality of redundant complement word lines to simultaneously replace the same first number of first normal word lines and the same second number of the normal complement word lines. An address reordering scheme, preferably implemented as a word line selector circuit and controlled by redundancy control logic and address inputs, allows the redundant true (complement) word lines to replace the normal true (complement) word lines when making the repair. The redundancy replacement arrangement ensures that consistency of the bit map is maintained at all times, irrespective whether the memory device operates in a normal or in a redundancy mode. This approach introduces an added flexibility of incorporating the redundancy replacement without affecting the column access speed.

  Recently Added Patents
Hard disk drives having different rotational speeds
Discharge lamp comprising coated electrode
360-degree angle decoder
Hydroxylated amide skin moisturizer
Combining seismic data from sensors to attenuate noise
Coordinate measuring device and method for measuring with a coordinate measuring device
Plants and seeds of corn variety CV335662
  Randomly Featured Patents
Printing blanket with convex carrier layer
Hoist device
Method and system for transmit power control in a multiple-input multiple-output wireless communication system
Production testing of a capacitive touch sensing device
Polymer melting and extruding apparatus with linear downstream threads
Substrate cleaning apparatus and method for determining timing of replacement of cleaning member
Serpentine noise barrier
Absorbent article having apertures for fecal material
Controller network and method for transmitting data in a controller network
Apparatus, method, and computer program for wire-speed classification and pre-processing of data packets in an ATM network