Resources Contact Us Home
Method and apparatus for redundancy word line replacement in a repairable semiconductor memory device

Image Number 10 for United States Patent #5963489.

A method and apparatus for repairing a semiconductor memory device. A row redundancy replacement arrangement is provided to repair the memory device consisting of a first plurality of redundant true word lines and a second plurality of redundant complement word lines to simultaneously replace the same first number of first normal word lines and the same second number of the normal complement word lines. An address reordering scheme, preferably implemented as a word line selector circuit and controlled by redundancy control logic and address inputs, allows the redundant true (complement) word lines to replace the normal true (complement) word lines when making the repair. The redundancy replacement arrangement ensures that consistency of the bit map is maintained at all times, irrespective whether the memory device operates in a normal or in a redundancy mode. This approach introduces an added flexibility of incorporating the redundancy replacement without affecting the column access speed.

  Recently Added Patents
Elegant solutions for fingerprint image enhancement
Memory device and self interleaving method thereof
Access control method, information display device using the same, and information display system
Dynamic load profiling in a power network
Inductance element
Techniques for data assignment from an external distributed file system to a database management system
Commissioning incoming packet switched connections
  Randomly Featured Patents
Image data editing
Xanthene compounds
Lamp with improved lamp profile
Tool caddy
Modified zein genes containing lysine
Ejector mechanism for an electrical card connector
Recombinant antigen from the NS3 region of the hepatitis C virus
Waste line inspection and clean out device with water jet head
Combined disc player and radio receiver