Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
System and method for equalizing data buffer storage and fetch rates of peripheral devices










Image Number 2 for United States Patent #5918073.

A system and method are presented for equalizing data buffer storage and fetch rates of peripheral devices. A computer system of the present invention includes a central processing unit (CPU), first and second peripheral devices, and a data buffer. The first peripheral device stores data within the data buffer, and the second peripheral device fetches data from the data buffer. A fraction of the data buffer contains unread data (i.e. data stored within the data buffer by the first peripheral device and not yet fetched by the second peripheral device). The first peripheral device includes a reload register, the contents of which determines the rate at which the first peripheral device stores data within the data buffer. The CPU produces a reload value, which is stored within the reload register, such that the rate at which the first peripheral device stores the data within the data buffer is made substantially equal to the rate at which the second peripheral device fetches the data from the data buffer. The data buffer is preferably operated a first-in-first-out manner, and includes a write pointer and a read pointer. The CPU preferably produces the reload value such that approximately half the memory locations within the data buffer contain unread data at any given time.








 
 
  Recently Added Patents
Three-dimensional shape data processing apparatus and three-dimensional shape data processing method
Method of making a CIG target by cold spraying
Event-triggered server-side macros
(4931
Credit flow control scheme in a router with flexible link widths utilizing minimal storage
Graphical user interfaces and occlusion prevention for fisheye lenses with line segment foci
Pear-shaped convertible reading glasses
  Randomly Featured Patents
Controller for mechanical equipment
Process for preparation of aromatic sulfone compounds
Techniques for reducing off-chip cache memory accesses
Device to compensate for the non-linearity of an analog/digital converter
Lactam inhibitors of factor Xa and method
Recording head driving method and recording apparatus
Inhibitors of plasma kallikrein
Transmission mechanism
Semiconductor memory device
Low expansion transparent crystallized glass-ceramic