Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Power-ground plane for a C4 flip-chip substrate










Image Number 2 for United States Patent #5886406.

A package for an integrated circuit that contains a plurality of small circular dielectric spaces which separate vias from a conductive plane of the package. The package has a first internal conductive plane, a second internal conductive plane and a plurality of bond pads located on a top surface of a substrate. The substrate has a plurality of vias that extend through the first conductive plane to couple the second conductive plane to the bond pads. The package has a plurality of concentric dielectric clearance spaces that separate the vias from the first conductive plane. The small concentric spaces optimize the area of the conductive plane to minimize the resistance and maximize the capacitance of the package.








 
 
  Recently Added Patents
Method of allocating IP address of image forming apparatus using DHCP, image forming apparatus and system of allocating IP address using DHCP
Performance metrics processing for anticipating unavailability
Bi-level switching with power packs
Electronic device including predicted frequency error estimation of a voltage controlled oscillator and related methods
System for controlled release of an active principle and method for preparation
Method and devices for handling access privileges
Hypallergenic mosaic antigens and methods of making same
  Randomly Featured Patents
Process for the preparation of low molecular weight cellulose ethers
Method and apparatus for making a blow molded article with integral insert
Mold support assembly for heated glass sheet mold
Toneable conduit and method of preparing same
Antianginal plate for treating ischemic heart disease
Apparatus for obtaining cheese material from milk
Electrochemical fuel cell stack with improved reactant manifolding and sealing
Television set
Apparatus for monitoring and controlling liquid level
Image reconstruction methods