Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Power-ground plane for a C4 flip-chip substrate










Image Number 2 for United States Patent #5886406.

A package for an integrated circuit that contains a plurality of small circular dielectric spaces which separate vias from a conductive plane of the package. The package has a first internal conductive plane, a second internal conductive plane and a plurality of bond pads located on a top surface of a substrate. The substrate has a plurality of vias that extend through the first conductive plane to couple the second conductive plane to the bond pads. The package has a plurality of concentric dielectric clearance spaces that separate the vias from the first conductive plane. The small concentric spaces optimize the area of the conductive plane to minimize the resistance and maximize the capacitance of the package.








 
 
  Recently Added Patents
Determining phase-specific parameters of a physiological variable
Automated gate system
Systems and methods for selective text to speech synthesis
Flexure with insulating layer isolating a portion of a metal substrate
Display screen with graphical user interface
Routing of data including multimedia between electronic devices
Combined high and low frequency stimulation therapy
  Randomly Featured Patents
Apparatus and method for providing a temperature compensated liquid level measurement
AC-DC converters with bi-directional thyristor valves
Radar
Hydrated form of erlotinib free base and a process for preparation of erlotinib hydrochloride polymorph form a substantially free of polymorph form B
Data semanticizer
Active compounds
Optical waveguide modulator having a reduced D.C. drift
Dielectric ceramic capacitor comprising non-reducible dielectric
Thermal module with porous type heat dissipater
Piece-bouncing game