Resources Contact Us Home
Power-ground plane for a C4 flip-chip substrate

Image Number 2 for United States Patent #5886406.

A package for an integrated circuit that contains a plurality of small circular dielectric spaces which separate vias from a conductive plane of the package. The package has a first internal conductive plane, a second internal conductive plane and a plurality of bond pads located on a top surface of a substrate. The substrate has a plurality of vias that extend through the first conductive plane to couple the second conductive plane to the bond pads. The package has a plurality of concentric dielectric clearance spaces that separate the vias from the first conductive plane. The small concentric spaces optimize the area of the conductive plane to minimize the resistance and maximize the capacitance of the package.

  Recently Added Patents
Cosmetic/dermatological compositions comprising naphthoic acid compounds and polyurethane polymers
Method and system for weighted fair queuing
Calibration method for non-ideal transceivers
Light barrier and method for detecting objects
Per-request control of DNS behavior
Wireless enclosure
  Randomly Featured Patents
Wafer transport system
System and method for resolving phase ambiguity of a transducer array to determine direction of arrival of received signals
Electro-optical illumination control system
Lock cylinder
System and method for identifying a product
Combined bottle and cap
Liquid crystal display device
Diet scale with weight progress indicator
False twisting device
Track tamping, leveling and lining operating unit