Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Power-ground plane for a C4 flip-chip substrate










Image Number 2 for United States Patent #5886406.

A package for an integrated circuit that contains a plurality of small circular dielectric spaces which separate vias from a conductive plane of the package. The package has a first internal conductive plane, a second internal conductive plane and a plurality of bond pads located on a top surface of a substrate. The substrate has a plurality of vias that extend through the first conductive plane to couple the second conductive plane to the bond pads. The package has a plurality of concentric dielectric clearance spaces that separate the vias from the first conductive plane. The small concentric spaces optimize the area of the conductive plane to minimize the resistance and maximize the capacitance of the package.








 
 
  Recently Added Patents
Scanned image projection system employing intermediate image plane
Lubricant composition
Synthesis of amines and intermediates for the synthesis thereof
Position and orientation measurement apparatus, position and orientation measurement method, and storage medium
Memory access monitoring method and device
Method and apparatus for managing network traffic
2,5-disubstituted piperidine orexin receptor antagonists
  Randomly Featured Patents
Glass connector and fabricating method thereof
Nose pad-free eye glass frame
Helmet heat shield
Press
Purse
Apparatus and method for multi-modal imaging
Seal assemblies and corrugated metal packer members therefor
Constant on-time switching regulator, and control method and on-time calculation circuit therefor
Radar system
Method and apparatus for scaling handwritten character input for handwriting recognition