Resources Contact Us Home
Power-ground plane for a C4 flip-chip substrate

Image Number 2 for United States Patent #5886406.

A package for an integrated circuit that contains a plurality of small circular dielectric spaces which separate vias from a conductive plane of the package. The package has a first internal conductive plane, a second internal conductive plane and a plurality of bond pads located on a top surface of a substrate. The substrate has a plurality of vias that extend through the first conductive plane to couple the second conductive plane to the bond pads. The package has a plurality of concentric dielectric clearance spaces that separate the vias from the first conductive plane. The small concentric spaces optimize the area of the conductive plane to minimize the resistance and maximize the capacitance of the package.

  Recently Added Patents
Headset electronics
Triazole derivatives as ghrelin analogue ligands of growth hormone secretagogue receptors
Methods for the production of aligned carbon nanotubes and nanostructured material containing the same
Cover opening and closing unit and image forming apparatus including the same
Mobile terminal
Method of fabricating solid electrolytic capacitor and solid electrolytic capacitor
System and method for redundant array copy removal in a pointer-free language
  Randomly Featured Patents
Packaging system
Tuning of industrial automation system performance based on device operating characteristics
Lens barrel and imaging device
Chisel handle
Spindle drive with expansible chamber motors
Smart structures for vibration suppression
Backpack with detachable seat in zippered enclosure
Simplex personal and asset tracker
Method of presenting beer
Shuttleless loom