Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Power-ground plane for a C4 flip-chip substrate










Image Number 2 for United States Patent #5886406.

A package for an integrated circuit that contains a plurality of small circular dielectric spaces which separate vias from a conductive plane of the package. The package has a first internal conductive plane, a second internal conductive plane and a plurality of bond pads located on a top surface of a substrate. The substrate has a plurality of vias that extend through the first conductive plane to couple the second conductive plane to the bond pads. The package has a plurality of concentric dielectric clearance spaces that separate the vias from the first conductive plane. The small concentric spaces optimize the area of the conductive plane to minimize the resistance and maximize the capacitance of the package.








 
 
  Recently Added Patents
Battery cell separator
Systems and methods for adaptive error thresholds or adaptive modulation schemes based on atmospheric conditions
System and method for solving connection violations
Media processing method and device
Monitoring device, monitoring method and non-transitory computer readable medium
Methods of synthesizing heteromultimeric polypeptides in yeast using a haploid mating strategy
Method and system for implementing power detection
  Randomly Featured Patents
Synthesis of UDP-glucose: N-acylsphingosine glucosyltransferase inhibitors
Inhibitors of IMPDH enzyme
Portable light
Complete animal feed with potato component
Flexible pouch
Lighted drinking vessel
Split engagement flange for soap dispenser pump piston
Self-aligning anti-lift device for windshield wipers
Shear wall anchoring
Automated trowelling system