Resources Contact Us Home
Power-ground plane for a C4 flip-chip substrate

Image Number 2 for United States Patent #5886406.

A package for an integrated circuit that contains a plurality of small circular dielectric spaces which separate vias from a conductive plane of the package. The package has a first internal conductive plane, a second internal conductive plane and a plurality of bond pads located on a top surface of a substrate. The substrate has a plurality of vias that extend through the first conductive plane to couple the second conductive plane to the bond pads. The package has a plurality of concentric dielectric clearance spaces that separate the vias from the first conductive plane. The small concentric spaces optimize the area of the conductive plane to minimize the resistance and maximize the capacitance of the package.

  Recently Added Patents
Resonant oscillator with start up and shut down circuitry
Fast and compact circuit for bus inversion
Ventilated vacuum communication structure
User interface for integrating applications on a mobile communication device
Dynamic bar oriented user interface
Method for correcting integrating cavity effect for calibration and/or characterization targets
Managing job execution
  Randomly Featured Patents
System for providing synchronization between a local area network and a distributing computer environment
Seal device for rotary heat-exchanger
Bandgap reference circuit and method of starting bandgap reference circuit
Base, payload and connecting structure and methods of making the same
Method of measuring concentration of luminescent materials in turbid media
Fluid charged roadway barrier
Weaver's platform
Lewis acid catalyst composition
Process for obtaining pure litharge from lead acid battery paste
Optimistic, eager rendezvous transmission mode and combined rendezvous modes for message processing systems