Resources Contact Us Home
Power-ground plane for a C4 flip-chip substrate

Image Number 2 for United States Patent #5886406.

A package for an integrated circuit that contains a plurality of small circular dielectric spaces which separate vias from a conductive plane of the package. The package has a first internal conductive plane, a second internal conductive plane and a plurality of bond pads located on a top surface of a substrate. The substrate has a plurality of vias that extend through the first conductive plane to couple the second conductive plane to the bond pads. The package has a plurality of concentric dielectric clearance spaces that separate the vias from the first conductive plane. The small concentric spaces optimize the area of the conductive plane to minimize the resistance and maximize the capacitance of the package.

  Recently Added Patents
Aware manufacturing of integrated circuits
Electronic communication device
Data processor with virtual machine management
Storage device performance alignment notification
Linear transformer power supply
Apparatus and method for exerting force on a subject tissue
Method and apparatus for closed-loop control of anti-tachyarrhythmia pacing using hemodynamic sensor
  Randomly Featured Patents
Method of continuous injection molding of plastic articles
Multi-format thinfilm head and associated methods
Serial printer with cable tensioning apparatus
Fully depleted silicon-on-insulator CMOS logic
Polyester blends exhibiting low temperature toughness
Clip for use with berry basket trays in stacks and cover sheet
Electrode for electroslag remelting and process of producing alloy using the same
Method for centering wire harness in mold
Video tape recorder
Method and apparatus for feeding a tunnel roof support system from the roof shield of a TBM