Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Power-ground plane for a C4 flip-chip substrate










Image Number 2 for United States Patent #5886406.

A package for an integrated circuit that contains a plurality of small circular dielectric spaces which separate vias from a conductive plane of the package. The package has a first internal conductive plane, a second internal conductive plane and a plurality of bond pads located on a top surface of a substrate. The substrate has a plurality of vias that extend through the first conductive plane to couple the second conductive plane to the bond pads. The package has a plurality of concentric dielectric clearance spaces that separate the vias from the first conductive plane. The small concentric spaces optimize the area of the conductive plane to minimize the resistance and maximize the capacitance of the package.








 
 
  Recently Added Patents
Process for producing 3-alkoxy-2-amino-6-fluorobicyclo [3.1.0] hexane-2,6-dicarboxylic acid derivative and intermediate thereof
Method and system for configuration management database software license compliance
High protein nuggets and applications in food products
Piezoelectric film, method for forming piezoelectric film, piezoelectric device and liquid discharge device
Image pickup apparatus arranged to detachably mount a lens unit and lens unit
Web site implementation by mapping expression evaluation
Safety helmet
  Randomly Featured Patents
Discharge lamp lighting device
Clock recovery and detection of rapid phase transients
Shell maker apparatus
Method and apparatus for compact dispersive imaging spectrometer
Apparatus for dispensing a metered quantity of carbonated beverage
Snap action connector
Component made from a metallic foam material
Fracture toughness test method
1.5-diphenyl-3-(N-hydroxycarbamoyloxyalkyl)pyrazoles
Saving and loading graphical processing unit (GPU) arrays providing high computational capabilities in a computing environment