Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Power-ground plane for a C4 flip-chip substrate










Image Number 2 for United States Patent #5886406.

A package for an integrated circuit that contains a plurality of small circular dielectric spaces which separate vias from a conductive plane of the package. The package has a first internal conductive plane, a second internal conductive plane and a plurality of bond pads located on a top surface of a substrate. The substrate has a plurality of vias that extend through the first conductive plane to couple the second conductive plane to the bond pads. The package has a plurality of concentric dielectric clearance spaces that separate the vias from the first conductive plane. The small concentric spaces optimize the area of the conductive plane to minimize the resistance and maximize the capacitance of the package.








 
 
  Recently Added Patents
Method and apparatus for rebuilding data in a dispersed data storage network
Thermally efficient busway
Architectural panel with natural fossil spade leaf embossed surface
Semiconductor device and method for fabricating the same
White light emitting diode (LED) lighting device
Method of bonding metallic members, and metallic bonded body
X2 10GBASE-T transceiver with 1 Gigabit side-band support
  Randomly Featured Patents
Fungicide mixtures based on pyridin carboxamides and benzimidazoles or the precursors thereof
Combined mortise and tenon joint feature
Remote control for projectors
Watertight sump shield assembly for underground tanks
Method and machine for welding thermoformed sheets of plastics material
Chamois and pile covered sponge
Membrane for chemiluminescent blotting applications
Method and apparatus for forming notches for gussets for expandable envelopes
Apparatus for splicing drip tape
Clock synchronization scheme for fractional multiplication systems