Resources Contact Us Home
Semiconductor memory device and a reading method thereof

Image Number 2 for United States Patent #5883851.

In a semiconductor memory device, there is provided a column detecting circuit for generating a detection signal DETIO when respective voltage levels on a pair of I/O lines IO and IOB are developed into predetermined voltage levels which can be sensed as a valid data by external circuitry. Thereafter, a block selecting circuit and a sensing control signal generating circuit are respectively disabled by the detection signals DETIO and DETIOB causing a bit line precharge operation to be performed during a reading operation Thus, the sensing consumed by sense amplifiers during the reading operation period is reduced. In addition, since the bit line precharge operation is performed during the reading operation period, the bit line precharge time is reduced.

  Recently Added Patents
Selective glucagon-like-peptide-2 (GLP-2) analogues
System and method for diagnosing onset of osteoarthritis
Radiofrequency identification device and method for producing said device
Apparatus for and method of processing glass optical fiber, method of manufacturing and method of drawing optical fiber
Method and apparatus for hearing assistance device microphones
Amino alkoxy-modified silsesquioxane adhesives for improved metal adhesion and metal adhesion retention to cured rubber
Image reading device having image sensor
  Randomly Featured Patents
Data packet switching
Segmented status area for dynamically reporting status in a data processing system
Hourglass-shaped cavitation chamber with spherical lobes
Ground maintenance apparatus
Synthesis of manganese oxidation catalyst
Distributed feedback surface plasmon laser
Sealed battery
C-terminally truncated interferon alpha variants
Fibrinogen receptor antagonists
Methods and apparatus for removing photoresist mask defects in a plasma reactor