Resources Contact Us Home
Semiconductor memory device and a reading method thereof

Image Number 2 for United States Patent #5883851.

In a semiconductor memory device, there is provided a column detecting circuit for generating a detection signal DETIO when respective voltage levels on a pair of I/O lines IO and IOB are developed into predetermined voltage levels which can be sensed as a valid data by external circuitry. Thereafter, a block selecting circuit and a sensing control signal generating circuit are respectively disabled by the detection signals DETIO and DETIOB causing a bit line precharge operation to be performed during a reading operation Thus, the sensing consumed by sense amplifiers during the reading operation period is reduced. In addition, since the bit line precharge operation is performed during the reading operation period, the bit line precharge time is reduced.

  Recently Added Patents
Imidazole-5-carboxylic acid derivatives, the preparation method therefor and the uses thereof
Method and computed tomography device and data storage medium for performing a dynamic CT examination on a patient
Atmospheric treater with roller confined discharge chamber
Varying latency timers in a wireless communication system
MOS transistor having combined-source structure with low power consumption and method for fabricating the same
Semiconductor device and method of manufacturing the same
Vehicle grille
  Randomly Featured Patents
Catalytic preparation of semi-aromatic copolyamides and copolyester-amides
Fuel injection apparatus
Power metering using current-indicative signal
Shaft speed monitor
Image scanning apparatus
Content use management system, content use management method, and client device
Irrigation appliance
Method and equipment for drying a pulp web using hot air of different temperatures
Personal computer
Liquid crystal display device and manufacturing method of the liquid crystal display device