Resources Contact Us Home
Semiconductor memory device and a reading method thereof

Image Number 2 for United States Patent #5883851.

In a semiconductor memory device, there is provided a column detecting circuit for generating a detection signal DETIO when respective voltage levels on a pair of I/O lines IO and IOB are developed into predetermined voltage levels which can be sensed as a valid data by external circuitry. Thereafter, a block selecting circuit and a sensing control signal generating circuit are respectively disabled by the detection signals DETIO and DETIOB causing a bit line precharge operation to be performed during a reading operation Thus, the sensing consumed by sense amplifiers during the reading operation period is reduced. In addition, since the bit line precharge operation is performed during the reading operation period, the bit line precharge time is reduced.

  Recently Added Patents
Decoder architecture systems, apparatus and methods
Exhaust gas recirculation device of internal combustion engine, and control method for the device
Cosmetic container
Integrated circuits and methods for processing integrated circuits with embedded features
Method of manufacturing a reflective element for a vehicular rearview mirror assembly
Fan guide
Computing infrastructure
  Randomly Featured Patents
Waveguide coupling device including tapered waveguide with a particular tapered angle to reduce coupling loss
Inhibitors of cathepsin S
Bottom-belt bunker for receiving and delivering particles serving for the manufacture of fiberboards, chipboards, or the like
Toilet for recreational vehicle with vent for the holding tank
Method and apparatus for identifying and tracking biological fluid
Glucokinase activators and methods of using same
Horizontal electrophoresis cell for rapid assembly
Systems and methods for providing information regarding the arrival of a party
Industrial scrap collector
Computer logic simulation with dynamic modeling