Resources Contact Us Home
Semiconductor memory device and a reading method thereof

Image Number 2 for United States Patent #5883851.

In a semiconductor memory device, there is provided a column detecting circuit for generating a detection signal DETIO when respective voltage levels on a pair of I/O lines IO and IOB are developed into predetermined voltage levels which can be sensed as a valid data by external circuitry. Thereafter, a block selecting circuit and a sensing control signal generating circuit are respectively disabled by the detection signals DETIO and DETIOB causing a bit line precharge operation to be performed during a reading operation Thus, the sensing consumed by sense amplifiers during the reading operation period is reduced. In addition, since the bit line precharge operation is performed during the reading operation period, the bit line precharge time is reduced.

  Recently Added Patents
Methods and systems for presenting an inhalation experience
Method of modified facies proportions upon history matching of a geological model
Dual gate electronic memory cell and device with dual gate electronic memory cells
Flexible circuit routing
Image processing apparatus, image processing method, and program to create a composite image from color image data and monochrome image data
Liquid low temperature injection molding process
Method and device for managing subscriber connection
  Randomly Featured Patents
Continuous action machine for compacting ballast
SQL adapter business service
Retrofitting methods and retrofitted hydraulic drives
Abatement process for contaminants
Air separation method and apparatus combined with a blast furnace
Continuous method for manufacture of uniform size flake or powder
Label for a rolled food item
Electromechanical device having a plurality of bundles of fibers for interconnecting two planar surfaces
Device and method of continuous outer-loop power control in DTX mode for CDMA mobile communication system
Keyless command system for vehicles and other applications