Resources Contact Us Home
Semiconductor memory device and a reading method thereof

Image Number 2 for United States Patent #5883851.

In a semiconductor memory device, there is provided a column detecting circuit for generating a detection signal DETIO when respective voltage levels on a pair of I/O lines IO and IOB are developed into predetermined voltage levels which can be sensed as a valid data by external circuitry. Thereafter, a block selecting circuit and a sensing control signal generating circuit are respectively disabled by the detection signals DETIO and DETIOB causing a bit line precharge operation to be performed during a reading operation Thus, the sensing consumed by sense amplifiers during the reading operation period is reduced. In addition, since the bit line precharge operation is performed during the reading operation period, the bit line precharge time is reduced.

  Recently Added Patents
Disk drive with a subset of sectors with reduced write-to-read gap
Coordinate measuring device and method for measuring with a coordinate measuring device
Apparatus and method for manufacturing microneedles
Sheet member and method of manufacturing sheet member
Transmission apparatus, receiving apparatus, method, and storage medium
Portable gaming device and gaming system combining both physical and virtual play elements
Crowd validated internet document witnessing system
  Randomly Featured Patents
Compressed gas utilization system and method with sub-sea gas storage
Formation of multilayer sheets containing PCTFE and COC for blister packaging applications
Isolator bar for acoustic instruments used in downhole formations
Method of making fibrous, bonded polyolefin sheet
Resist developer
Press cushion
Infrared remote signaling system
Combined tape player and radio tuner
Symbology-based self-configuring verifier
Silicone rubber composition