Resources Contact Us Home
Semiconductor memory device and a reading method thereof

Image Number 2 for United States Patent #5883851.

In a semiconductor memory device, there is provided a column detecting circuit for generating a detection signal DETIO when respective voltage levels on a pair of I/O lines IO and IOB are developed into predetermined voltage levels which can be sensed as a valid data by external circuitry. Thereafter, a block selecting circuit and a sensing control signal generating circuit are respectively disabled by the detection signals DETIO and DETIOB causing a bit line precharge operation to be performed during a reading operation Thus, the sensing consumed by sense amplifiers during the reading operation period is reduced. In addition, since the bit line precharge operation is performed during the reading operation period, the bit line precharge time is reduced.

  Recently Added Patents
Image processing system, image processing apparatus, control method for image processing apparatus, and storage medium
Methods and systems for improved engine speed control during engine starting
Vehicle exterior
Method, apparatus, computer program, and computer readable storage media for controlling the insertion of tab sheets into a print job
Molecular hydrogen stores and hydrogen transfer reagents for hydrogenation reactions
Electronic device, information processing method, and storage medium
  Randomly Featured Patents
Combined water heater and heat exchanger
Battery charger with booster pack
HIV inhibiting N-aminoimidazole derivatives
Flexible intumescent coating composition
System and method for controlling the operation of a heated wiper area
All terrain vehicle cargo bag assembly
Biphenylmethane derivatives and pharmaceuticals containing the same
Radio communication device and method of controlling transmission rate
Oxygen vending machine
Anti-vandal door lock apparatus