Resources Contact Us Home
Semiconductor memory device and a reading method thereof

Image Number 2 for United States Patent #5883851.

In a semiconductor memory device, there is provided a column detecting circuit for generating a detection signal DETIO when respective voltage levels on a pair of I/O lines IO and IOB are developed into predetermined voltage levels which can be sensed as a valid data by external circuitry. Thereafter, a block selecting circuit and a sensing control signal generating circuit are respectively disabled by the detection signals DETIO and DETIOB causing a bit line precharge operation to be performed during a reading operation Thus, the sensing consumed by sense amplifiers during the reading operation period is reduced. In addition, since the bit line precharge operation is performed during the reading operation period, the bit line precharge time is reduced.

  Recently Added Patents
Limit switch
Method for preparing a .beta.-SiAlON phosphor
Biaxially oriented film which could be thermally laminated with paper and other substrates
System and method for deposition in high aspect ratio magnetic writer heads
Powder for layerwise manufacturing of objects
Systems and methods for excluding undesirable network transactions
Pointer display device, pointer display/detection method, pointer display/detection program and information apparatus
  Randomly Featured Patents
Coordinated sync point management of protected resources
Methods and systems for efficient prediction-mode selection
Method for forming an etched soft edge metal foil and the product thereof
Multiple frequency antennas with reduced space and relative assembly
Wide loaf breadmaker
Over-voltage protection of integrated circuit I/O pins
Low subthreshold leakage current HFET
Process for extruding a thermoplastic sheath in the form of a tubular film provided with perforations and device for carrying out the process
Gas-cooled rotor for a turbo-generator
Method for clutch disengagement by comparing brake pedal positions