Resources Contact Us Home
Semiconductor memory device and a reading method thereof

Image Number 2 for United States Patent #5883851.

In a semiconductor memory device, there is provided a column detecting circuit for generating a detection signal DETIO when respective voltage levels on a pair of I/O lines IO and IOB are developed into predetermined voltage levels which can be sensed as a valid data by external circuitry. Thereafter, a block selecting circuit and a sensing control signal generating circuit are respectively disabled by the detection signals DETIO and DETIOB causing a bit line precharge operation to be performed during a reading operation Thus, the sensing consumed by sense amplifiers during the reading operation period is reduced. In addition, since the bit line precharge operation is performed during the reading operation period, the bit line precharge time is reduced.

  Recently Added Patents
Photoacoustic joulemeter utilizing beam deflection technique
Scalable architecture for rank order filtering
Incentive based recommendation method for mobile station content
Apparatus and method for sterilizing vessel with electron beam
Image recording device, image recording method, and computer program product that adds a fluorescent-whitening-agent onto a recording sheet
Semiconductor element-embedded wiring substrate
Subcarrier cluster-based power control in wireless communications
  Randomly Featured Patents
Optical fiber cable
Ski binding incorporating both electronic and mechanical release systems
Mirror image memory cell transistor pairs featuring poly floating spacers
Quick disconnect apparatus for a loader boom
Tire tread
Optical fiber holding device
Detection of suspect software objects and signatures after failed authentication
Flow definition language for designing integrated circuit implementation flows
Architecture of output switching circuitry for frame buffer
Dorsal adjusting multi-rod connector