Resources Contact Us Home
Semiconductor memory device and a reading method thereof

Image Number 2 for United States Patent #5883851.

In a semiconductor memory device, there is provided a column detecting circuit for generating a detection signal DETIO when respective voltage levels on a pair of I/O lines IO and IOB are developed into predetermined voltage levels which can be sensed as a valid data by external circuitry. Thereafter, a block selecting circuit and a sensing control signal generating circuit are respectively disabled by the detection signals DETIO and DETIOB causing a bit line precharge operation to be performed during a reading operation Thus, the sensing consumed by sense amplifiers during the reading operation period is reduced. In addition, since the bit line precharge operation is performed during the reading operation period, the bit line precharge time is reduced.

  Recently Added Patents
Shoe bag
Pyridyldiamido transition metal complexes, production and use thereof
Systems and method for automatic color plane misregistration calibration
Method for forming a semiconductor device using selective epitaxy of group III-nitride
Single-stage PFC converter with constant voltage and constant current
Magnetoresistive shield with coupled lateral magnet bias
Method and apparatus for supporting management actions for very high throughput in wireless communications
  Randomly Featured Patents
Method for performing distributed administration
Fused purine derivatives
Suction cup release mechanism
Mechanical system for blind nail-hole alignment of bone screws
Power steering system for motor vehicles
Solid formulation
Toilet screen
Air cooled atmospheric heat exchanger
Knob for a personal security device