Resources Contact Us Home
Semiconductor memory device and a reading method thereof

Image Number 2 for United States Patent #5883851.

In a semiconductor memory device, there is provided a column detecting circuit for generating a detection signal DETIO when respective voltage levels on a pair of I/O lines IO and IOB are developed into predetermined voltage levels which can be sensed as a valid data by external circuitry. Thereafter, a block selecting circuit and a sensing control signal generating circuit are respectively disabled by the detection signals DETIO and DETIOB causing a bit line precharge operation to be performed during a reading operation Thus, the sensing consumed by sense amplifiers during the reading operation period is reduced. In addition, since the bit line precharge operation is performed during the reading operation period, the bit line precharge time is reduced.

  Recently Added Patents
Automated synchronization of design features in disparate code components using type differencing
Process for producing liquid crystal element, and liquid crystal element
Oral care implement accessory
Compounds and compositions for treating chemical warfare agent-induced injuries
Backup and recovery of distributed storage areas
Method to quantify siRNAs, miRNAs and polymorphic miRNAs
  Randomly Featured Patents
Optical disc apparatus and seek processing method
Human T-cell line infected with HIV-2 which secretes functionally intact HIV-2 GP160.
Systems and methods for evaluating a charge state of a battery based on optical properties of the battery electrolyte material
High speed pneumatic servo actuator with hydraulic damper
Apparatus for conditioning air in automotive vehicle
Shock-limiting interface, compact (SLIC)
Single error Reed-Solomon decoder
Speed tracking of induced armature field in electric power assisted steering
Method of dispersing organic compounds useful in photography
Torsionally rigid flexible coupling, in particular fully-steel coupling