Resources Contact Us Home
Semiconductor memory device and a reading method thereof

Image Number 2 for United States Patent #5883851.

In a semiconductor memory device, there is provided a column detecting circuit for generating a detection signal DETIO when respective voltage levels on a pair of I/O lines IO and IOB are developed into predetermined voltage levels which can be sensed as a valid data by external circuitry. Thereafter, a block selecting circuit and a sensing control signal generating circuit are respectively disabled by the detection signals DETIO and DETIOB causing a bit line precharge operation to be performed during a reading operation Thus, the sensing consumed by sense amplifiers during the reading operation period is reduced. In addition, since the bit line precharge operation is performed during the reading operation period, the bit line precharge time is reduced.

  Recently Added Patents
Process for producing a carbon-comprising support
Dynamic data filtering system and method
LED drive circuit
Wafer level packaging
Spoofing detection for civilian GNSS signals
System and method for predicting remaining useful life of device components
Device for data routing in networks
  Randomly Featured Patents
Methods of preparing antimicrobial compositions comprising ozone
Optical down-converter using universal frequency translation technology
Transport desulfurization process utilizing a sulfur sorbent that is both fluidizable and circulatable and a method of making such sulfur sorbent
Utility knife
Methods for inhibiting neoplastic cell proliferation using platelet factor 4
Fluted drop tee
Uses of bone morphogenetic proteins
Photomask mounting/housing device and resist inspection method and resist inspection apparatus using same
Electron beam vaporizer
Picture recording and reproducing apparatus and method