Resources Contact Us Home
Semiconductor memory device and a reading method thereof

Image Number 2 for United States Patent #5883851.

In a semiconductor memory device, there is provided a column detecting circuit for generating a detection signal DETIO when respective voltage levels on a pair of I/O lines IO and IOB are developed into predetermined voltage levels which can be sensed as a valid data by external circuitry. Thereafter, a block selecting circuit and a sensing control signal generating circuit are respectively disabled by the detection signals DETIO and DETIOB causing a bit line precharge operation to be performed during a reading operation Thus, the sensing consumed by sense amplifiers during the reading operation period is reduced. In addition, since the bit line precharge operation is performed during the reading operation period, the bit line precharge time is reduced.

  Recently Added Patents
Camera system, video processing apparatus, and camera apparatus
Lid for a container
Isolated nucleic acid molecule encoding an antibody that reduces GDF-8 activity
Inhibitors of bacterial tyrosine kinase and uses thereof
Systems, computer programs, and methods for controlling costs of a healthcare practice
  Randomly Featured Patents
Semiconductor device having improved withstanding voltage characteristics
Manufacturing method for ROM components having a silicon controlled rectifier structure
Modular log building construction
System and method for telecommunications system fault diagnostics
Control apparatus for internal combustion engine
Method for the continuous production of a co-extruded heat-shrinkable composite foamed resin sheet
Hydroxy-phenoxyether polymer thermoplastic composites
Method and apparatus for noninvasively monitoring parameters of a region of interest in a human body
Jack mounting arrangement for automotive vehicle
Slope detector