Resources Contact Us Home
Semiconductor memory device and a reading method thereof

Image Number 2 for United States Patent #5883851.

In a semiconductor memory device, there is provided a column detecting circuit for generating a detection signal DETIO when respective voltage levels on a pair of I/O lines IO and IOB are developed into predetermined voltage levels which can be sensed as a valid data by external circuitry. Thereafter, a block selecting circuit and a sensing control signal generating circuit are respectively disabled by the detection signals DETIO and DETIOB causing a bit line precharge operation to be performed during a reading operation Thus, the sensing consumed by sense amplifiers during the reading operation period is reduced. In addition, since the bit line precharge operation is performed during the reading operation period, the bit line precharge time is reduced.

  Recently Added Patents
System, method, and computer program product for determining whether an electronic mail message is compliant with an etiquette policy
Mobile tablet information handling system support
Methods of implanting dopant ions
Fire detector
Color variation control process for molding plastic and composite multi-color articles
Method and apparatus for accessing and downloading information from the internet
Door-activated entry light fixture
  Randomly Featured Patents
Unitary system for recycling used contaminated material for re-use
Plum tree (Bradgreen)
Baggage arrangement management method and carrying apparatus
Apparatus for automatically sending data over a telephone system from a remote station to a central station
Apparatus for cooling, washing, draining, and blending liquid suspended materials
Mold form
Assembly and method for securing an endoscope to a digital camera
1,2,3-Triazole nucleosides
Polarizing glass and preparation method thereof
Filter apparatus with stop valve