Resources Contact Us Home
Semiconductor memory device and a reading method thereof

Image Number 2 for United States Patent #5883851.

In a semiconductor memory device, there is provided a column detecting circuit for generating a detection signal DETIO when respective voltage levels on a pair of I/O lines IO and IOB are developed into predetermined voltage levels which can be sensed as a valid data by external circuitry. Thereafter, a block selecting circuit and a sensing control signal generating circuit are respectively disabled by the detection signals DETIO and DETIOB causing a bit line precharge operation to be performed during a reading operation Thus, the sensing consumed by sense amplifiers during the reading operation period is reduced. In addition, since the bit line precharge operation is performed during the reading operation period, the bit line precharge time is reduced.

  Recently Added Patents
System and method for providing dynamic navigation through a property to a selected destination
Lubricant coating device and image forming apparatus
Biphotonic photosensitizers, nanoparticles containing the same and their use as drugs
Flexible pouch
Apparatus for tuning a musical instrument, and a related instrument
Bezel-less electronic display
Aircraft drive
  Randomly Featured Patents
Gas calorific content analyzing apparatus
Prosthesis with a selectively applied bone growth promoting agent
Ink jet recording sheet
Drive system for magnetic resistance exercisers
Cassette holder
Cartridge reservoir
Developing device and image forming apparatus including the same
6,9,-disubstituted 2-[trans-(4-aminocyclohexyl) amino] purines
Method of manufacturing metallized polymeric particles, and polymeric material manufactured according to the method
Bottle crate