Resources Contact Us Home
Semiconductor memory device and a reading method thereof

Image Number 2 for United States Patent #5883851.

In a semiconductor memory device, there is provided a column detecting circuit for generating a detection signal DETIO when respective voltage levels on a pair of I/O lines IO and IOB are developed into predetermined voltage levels which can be sensed as a valid data by external circuitry. Thereafter, a block selecting circuit and a sensing control signal generating circuit are respectively disabled by the detection signals DETIO and DETIOB causing a bit line precharge operation to be performed during a reading operation Thus, the sensing consumed by sense amplifiers during the reading operation period is reduced. In addition, since the bit line precharge operation is performed during the reading operation period, the bit line precharge time is reduced.

  Recently Added Patents
Polycarbonate resin composition and formed product thereof
Method and apparatus for transmitting and receiving extension information of component carrier in wireless communication system
System and method for configuring software applications in a motor vehicle
Synthesizing VHDL multiple wait FSMS into RT level FSMS by preprocessing
Method of transmitting data using spatial multiplexing
Methods and systems for providing a business repository
Generalized AC-DC synchronous rectification techniques for single- and multi-phase systems
  Randomly Featured Patents
Rose plant-meijason variety
Organic-inorganic hybrid material and its shaped article, optical component and lens
Apparatus and method for detecting microbranches early
Standing-wave accelerating structure with different diameter bores in bunching and regular cavity sections
Composite fish hook and tackle
Asphalt shingle with foamed asphalt layer under tabs
Memory efficient cell texturing for advanced video object generator
Modified glutamic acid decarboxylase (GAD)
Video creating system and program product for creating video