Resources Contact Us Home
Semiconductor memory device and a reading method thereof

Image Number 2 for United States Patent #5883851.

In a semiconductor memory device, there is provided a column detecting circuit for generating a detection signal DETIO when respective voltage levels on a pair of I/O lines IO and IOB are developed into predetermined voltage levels which can be sensed as a valid data by external circuitry. Thereafter, a block selecting circuit and a sensing control signal generating circuit are respectively disabled by the detection signals DETIO and DETIOB causing a bit line precharge operation to be performed during a reading operation Thus, the sensing consumed by sense amplifiers during the reading operation period is reduced. In addition, since the bit line precharge operation is performed during the reading operation period, the bit line precharge time is reduced.

  Recently Added Patents
Method and system of channel detecting and reporting, terminal, and management center
Adjustable draw bar for trailer hitches
Protein purification
Centralized behavioral information system
Media used in digital high speed inkjet web press printing
Method of transmitting data using spatial multiplexing
Stacked structure and stacked method for three-dimensional chip
  Randomly Featured Patents
Optical amplifier having various control circuitry
Rotary vane pump
Three valve precision pump apparatus with head pressure flowthrough protection
Expandable computer tote
Fuel injection pumping apparatus
Modular printhead with ink chamber and reservoir molding assemblies
Upgrading of pyrolysis tar
Solvent-resistant textile binder
Displacement type compressor having a self-start synchronous motor and start load reducing means
Process for the production of electrical isolation zones in a CMOS integrated circuit