Resources Contact Us Home
Semiconductor memory device and a reading method thereof

Image Number 2 for United States Patent #5883851.

In a semiconductor memory device, there is provided a column detecting circuit for generating a detection signal DETIO when respective voltage levels on a pair of I/O lines IO and IOB are developed into predetermined voltage levels which can be sensed as a valid data by external circuitry. Thereafter, a block selecting circuit and a sensing control signal generating circuit are respectively disabled by the detection signals DETIO and DETIOB causing a bit line precharge operation to be performed during a reading operation Thus, the sensing consumed by sense amplifiers during the reading operation period is reduced. In addition, since the bit line precharge operation is performed during the reading operation period, the bit line precharge time is reduced.

  Recently Added Patents
System and method for advertising messages on distributed document processing devices
Patterned MR device with controlled shape anisotropy
Image erasing apparatus and recording medium conveying method for image erasing apparatus
Multipoint photonic doppler velocimetry using optical lens elements
Efficiently emulating computer architecture condition code settings without executing branch instructions
Rear bumper for an automobile
Squib control circuit
  Randomly Featured Patents
Concealed automatic sprinkler
Wave energy harvesting and hydrogen-oxygen generation systems and methods
Semiconductor integrated circuit with layer for isolating elements in substrate
Fixing apparatus
System for free space optical communication and method for operation thereof
Packet switching testing method and apparatus
Filling device comprising lateral filling windows
Handle arrangement for air power tool
Shoe upper