Resources Contact Us Home
Semiconductor memory device and a reading method thereof

Image Number 2 for United States Patent #5883851.

In a semiconductor memory device, there is provided a column detecting circuit for generating a detection signal DETIO when respective voltage levels on a pair of I/O lines IO and IOB are developed into predetermined voltage levels which can be sensed as a valid data by external circuitry. Thereafter, a block selecting circuit and a sensing control signal generating circuit are respectively disabled by the detection signals DETIO and DETIOB causing a bit line precharge operation to be performed during a reading operation Thus, the sensing consumed by sense amplifiers during the reading operation period is reduced. In addition, since the bit line precharge operation is performed during the reading operation period, the bit line precharge time is reduced.

  Recently Added Patents
Pre and post-paid real time billing convergence system
Pizza stone
Method of treating a preceramic material
Device and method for quantizing and inverse quantizing LPC filters in a super-frame
Liquid crystal display backlight control
Native NAD-dependent GAPDH replaced with NADP-dependent GAPDH plus NADK
Multi-radio coexistence
  Randomly Featured Patents
Chemical mechanical polishing method and method of manufacturing semiconductor device
Method and apparatus for data communication utilizing the North American terrestrial system
Spring loaded automatic retractable needle syringe
Grain turner for tower grain dryer and method
Electron gun with dynamic focus
Method of producing a self-suporting thick-film structure
Semiconductor integrated circuit device
Polyaxial modular skeletal hook
Heat dissipation device