Resources Contact Us Home
Semiconductor memory device and a reading method thereof

Image Number 2 for United States Patent #5883851.

In a semiconductor memory device, there is provided a column detecting circuit for generating a detection signal DETIO when respective voltage levels on a pair of I/O lines IO and IOB are developed into predetermined voltage levels which can be sensed as a valid data by external circuitry. Thereafter, a block selecting circuit and a sensing control signal generating circuit are respectively disabled by the detection signals DETIO and DETIOB causing a bit line precharge operation to be performed during a reading operation Thus, the sensing consumed by sense amplifiers during the reading operation period is reduced. In addition, since the bit line precharge operation is performed during the reading operation period, the bit line precharge time is reduced.

  Recently Added Patents
Light-emitting device package structure
Automatic engine oil life determination with a factor for oil quality
Digital-to-analog converter and performing method thereof
Mobile communication device monitoring systems and methods
Defensin polynucleotides and methods of use
Advanced joint detection in a TD-SCDMA system
Preserving privacy of digital communication information
  Randomly Featured Patents
Turbine generator cycle for provision of heat to an external heat load
Pistons for internal combustion engines
Uninterruptible power supply
Resist composition
Leakage path simulation system and leakage path simulation method
Tie bolt and stacked wheel assembly for the rotor of a rotary machine
Method and network for ensuring secure forwarding of messages
Ceramic substrate for a semiconductor production/inspection device
Plastic receptacle for domestic washing machines
Cathode based upon two kinds of compounds and lithium secondary battery comprising the same