Resources Contact Us Home
Semiconductor memory device and a reading method thereof

Image Number 2 for United States Patent #5883851.

In a semiconductor memory device, there is provided a column detecting circuit for generating a detection signal DETIO when respective voltage levels on a pair of I/O lines IO and IOB are developed into predetermined voltage levels which can be sensed as a valid data by external circuitry. Thereafter, a block selecting circuit and a sensing control signal generating circuit are respectively disabled by the detection signals DETIO and DETIOB causing a bit line precharge operation to be performed during a reading operation Thus, the sensing consumed by sense amplifiers during the reading operation period is reduced. In addition, since the bit line precharge operation is performed during the reading operation period, the bit line precharge time is reduced.

  Recently Added Patents
Synchronization of sound generated in binaural hearing system
Control unit of a ride level control system, and ride level control system
Image processing device, printing apparatus, image processing method, and method of producing printing apparatus
Rewriting branch instructions using branch stubs
Sending notification of event
Modular sport center
Hepatitis C virus inhibitors
  Randomly Featured Patents
Production of olefins
High solids content solutions of organosilicone copolymers with high silicone content and high solids content, and process for preparation thereof, and use thereof
Semiconductor memory device having non-volatile memory transistors
ABS and/or ASC control system for motor vehicles
Rotating mirror optical scanner with flat scan and linear scan rate
Mammalian sour/acid taste and CSF receptor genes, polypeptides and assays
System and method for image processing
Device for the extension of the spine
Ferroelectric liquid crystal composition
Portable electronic device