Resources Contact Us Home
Semiconductor memory device and a reading method thereof

Image Number 2 for United States Patent #5883851.

In a semiconductor memory device, there is provided a column detecting circuit for generating a detection signal DETIO when respective voltage levels on a pair of I/O lines IO and IOB are developed into predetermined voltage levels which can be sensed as a valid data by external circuitry. Thereafter, a block selecting circuit and a sensing control signal generating circuit are respectively disabled by the detection signals DETIO and DETIOB causing a bit line precharge operation to be performed during a reading operation Thus, the sensing consumed by sense amplifiers during the reading operation period is reduced. In addition, since the bit line precharge operation is performed during the reading operation period, the bit line precharge time is reduced.

  Recently Added Patents
Digital-to-analog converter and performing method thereof
Subpixel-based image down-sampling
Method and device for determining a set of frequencies that can be used for transmitting information between radio transceivers of a network operating with frequency hopping
Monolithic widely-tunable coherent receiver
TRPM8 antagonists and their use in treatments
Audio signal clip detection
Method and apparatus for image sensor packaging
  Randomly Featured Patents
Attachment device for front end loaders
Wind powered turbine
Sewing machine
Cap assembly and secondary battery having the same
Sanitary faucet
Method of producing semiconductor device
Monochromatic optical sensing system for inkjet printing
Terminal block
Image pickup apparatus, radiation image pickup apparatus and radiation image pickup system
Method of disposing of asbestos waste material