Resources Contact Us Home
Semiconductor memory device and a reading method thereof

Image Number 2 for United States Patent #5883851.

In a semiconductor memory device, there is provided a column detecting circuit for generating a detection signal DETIO when respective voltage levels on a pair of I/O lines IO and IOB are developed into predetermined voltage levels which can be sensed as a valid data by external circuitry. Thereafter, a block selecting circuit and a sensing control signal generating circuit are respectively disabled by the detection signals DETIO and DETIOB causing a bit line precharge operation to be performed during a reading operation Thus, the sensing consumed by sense amplifiers during the reading operation period is reduced. In addition, since the bit line precharge operation is performed during the reading operation period, the bit line precharge time is reduced.

  Recently Added Patents
Circuit for compressing data and a processor employing same
Apparatus and method for exerting force on a subject tissue
SONOS stack with split nitride memory layer
Method and apparatus for wireless communication in a mesh network with central control of communication relationships
Double diffused metal oxide semiconductor device and manufacturing method thereof
Systems and methods for parameter adaptation
  Randomly Featured Patents
Hand-held pulsating jet lavage
LED lamp
Computer terminal with ergonomic alphanumeric keyboard
Circulating first-in-first-out buffer
Direct bury tracer wire connector
Method and apparatus for testing the acidity of a lubricant in a climate control system
Compression method using adaptive field data selection
Desensitizer composition
Transventricular implant tools and devices
Hand tightenable device for holding a cutting implement