Resources Contact Us Home
Semiconductor memory device and a reading method thereof

Image Number 2 for United States Patent #5883851.

In a semiconductor memory device, there is provided a column detecting circuit for generating a detection signal DETIO when respective voltage levels on a pair of I/O lines IO and IOB are developed into predetermined voltage levels which can be sensed as a valid data by external circuitry. Thereafter, a block selecting circuit and a sensing control signal generating circuit are respectively disabled by the detection signals DETIO and DETIOB causing a bit line precharge operation to be performed during a reading operation Thus, the sensing consumed by sense amplifiers during the reading operation period is reduced. In addition, since the bit line precharge operation is performed during the reading operation period, the bit line precharge time is reduced.

  Recently Added Patents
Method and system for coordinating client and host security modules
Managing device functionality during predetermined conditions
JTAG multiplexer with clock/mode input, mode/clock input, and clock output
Display screen with graphical user interface
Method and system for providing cloud based network security services
Semiconductor assembly and semiconductor package including a solder channel
  Randomly Featured Patents
Infant feeding container
Golf club head
Electric machines
Method and apparatus for impairment correlation estimation in MIMO systems
Process for the purification of industrial effluents
Method for filling and sealing a root canal
Ventilated cage for laboratory animal
Arrangement structure of inclination angle sensor
Surfboard carrier