Resources Contact Us Home
Semiconductor memory device and a reading method thereof

Image Number 2 for United States Patent #5883851.

In a semiconductor memory device, there is provided a column detecting circuit for generating a detection signal DETIO when respective voltage levels on a pair of I/O lines IO and IOB are developed into predetermined voltage levels which can be sensed as a valid data by external circuitry. Thereafter, a block selecting circuit and a sensing control signal generating circuit are respectively disabled by the detection signals DETIO and DETIOB causing a bit line precharge operation to be performed during a reading operation Thus, the sensing consumed by sense amplifiers during the reading operation period is reduced. In addition, since the bit line precharge operation is performed during the reading operation period, the bit line precharge time is reduced.

  Recently Added Patents
Silicon-on-insulator (SOI) structure configured for reduced harmonics and method of forming the structure
Female urine funnel
Electronic device with multi-orientation
Release layer
Carbon nanotube fiber spun from wetted ribbon
Method and apparatus for receiving signals in a MIMO system with multiple channel encoders
Multiple angle bend for high-voltage lines
  Randomly Featured Patents
Semiconductor device and process of producing the same
Plastic filter, its injection molding die and producing method
Circuit for low power-low energy source
Storage management of a recording device in a multi-user system
Method and apparatus for distribution of greeting cards with electronic commerce transaction
Image processing apparatus
Method of manufacturing a security item
Method for fabricating a surface mounting type semiconductor chip package
Inking device for the type-carrier element of a calculating machine
Collet chuck assembly for taps