Resources Contact Us Home
Semiconductor memory device and a reading method thereof

Image Number 2 for United States Patent #5883851.

In a semiconductor memory device, there is provided a column detecting circuit for generating a detection signal DETIO when respective voltage levels on a pair of I/O lines IO and IOB are developed into predetermined voltage levels which can be sensed as a valid data by external circuitry. Thereafter, a block selecting circuit and a sensing control signal generating circuit are respectively disabled by the detection signals DETIO and DETIOB causing a bit line precharge operation to be performed during a reading operation Thus, the sensing consumed by sense amplifiers during the reading operation period is reduced. In addition, since the bit line precharge operation is performed during the reading operation period, the bit line precharge time is reduced.

  Recently Added Patents
Decorative layered panel device and process
Wheel bearing apparatus incorporated with a rotational speed detecting apparatus
Conditional decoding receiver
Egg container with stack-spacing system
Real-time video image processing
IP address based detection of spam account generation
  Randomly Featured Patents
Fluid bearing assisted assembly of an exhaust treatment device
Non-stalling circular counterflow pipeline processor with reorder buffer
Representing software development item relationships via a graph
Fastener module controlled by magnetic force
Automatic pseudokeyphasor generator
Apparatus for carrying or storing bottles
Pet collar
Method and system for establishing, monitoring, and reserving a guaranteed minimum value return on select investments
System and method for managing the computation of graphics shading operations
Combined power driven device having a three-layered electromechanical structure with common structures