Resources Contact Us Home
Semiconductor memory device and a reading method thereof

Image Number 2 for United States Patent #5883851.

In a semiconductor memory device, there is provided a column detecting circuit for generating a detection signal DETIO when respective voltage levels on a pair of I/O lines IO and IOB are developed into predetermined voltage levels which can be sensed as a valid data by external circuitry. Thereafter, a block selecting circuit and a sensing control signal generating circuit are respectively disabled by the detection signals DETIO and DETIOB causing a bit line precharge operation to be performed during a reading operation Thus, the sensing consumed by sense amplifiers during the reading operation period is reduced. In addition, since the bit line precharge operation is performed during the reading operation period, the bit line precharge time is reduced.

  Recently Added Patents
Policy based cryptographic application programming interface in secure memory
Wearable display device
Magnifying glass
Interposer having molded low CTE dielectric
Multi-wired antenna for mobile apparatus
  Randomly Featured Patents
Method for treating cellulosic material
Connecting rod assembly
Methods and systems for local, computer-aided translation incorporating translator revisions to remotely-generated translation predictions
Tearable structure
Display device having switching elements corresponding to individual pixels and dual ambient light photosensing unit
Connection event reporting in a cable telephony system
Process and apparatus for plating copper on particulate graphite
Method of adjusting a given pretension in threads on tensile strength testing apparatus and the like
Method for preparing samples for application to a thin layer chromatographic sheet
Needle protector for sewing machines