Resources Contact Us Home
Semiconductor memory device and a reading method thereof

Image Number 2 for United States Patent #5883851.

In a semiconductor memory device, there is provided a column detecting circuit for generating a detection signal DETIO when respective voltage levels on a pair of I/O lines IO and IOB are developed into predetermined voltage levels which can be sensed as a valid data by external circuitry. Thereafter, a block selecting circuit and a sensing control signal generating circuit are respectively disabled by the detection signals DETIO and DETIOB causing a bit line precharge operation to be performed during a reading operation Thus, the sensing consumed by sense amplifiers during the reading operation period is reduced. In addition, since the bit line precharge operation is performed during the reading operation period, the bit line precharge time is reduced.

  Recently Added Patents
Method for using extended security system, extended security system and devices
System and method for monitoring network activity
Drug comprising as the active ingredient proliferative vector containing survivin promoter
Differentiated PSIP table update interval technology
Audio/video program-related hyperlink printer
Subcarrier cluster-based power control in wireless communications
Rose plant named `ESM R044`
  Randomly Featured Patents
Intelligent energy management architecture
Twin check valve pump system having fail-safe characteristic
Tool center point calibration apparatus and method
Digital sound synthesizer and method
Releasable tie
Fuel injection control system for internal combustion engine
Abutment for orthodontic anchorage to a dental implant fixture
Inkjet printhead having removable printhead carriers
Fluid dispensing assembly
Recording apparatus