Resources Contact Us Home
Semiconductor memory device and a reading method thereof

Image Number 2 for United States Patent #5883851.

In a semiconductor memory device, there is provided a column detecting circuit for generating a detection signal DETIO when respective voltage levels on a pair of I/O lines IO and IOB are developed into predetermined voltage levels which can be sensed as a valid data by external circuitry. Thereafter, a block selecting circuit and a sensing control signal generating circuit are respectively disabled by the detection signals DETIO and DETIOB causing a bit line precharge operation to be performed during a reading operation Thus, the sensing consumed by sense amplifiers during the reading operation period is reduced. In addition, since the bit line precharge operation is performed during the reading operation period, the bit line precharge time is reduced.

  Recently Added Patents
Methods and apparatus for monitoring communication through identification of priority-ranked keywords
Systems and method for automatic color plane misregistration calibration
Method and device for managing subscriber connection
Mitigating single point failure of devices in an analyte monitoring system and methods thereof
Categorizing bit errors of solid-state, non-volatile memory
Notebook computer
Method and apparatus for providing contention-based resource zones in a wireless network
  Randomly Featured Patents
Method for determining absolute plasma parameters
Method of control and control structure for the movement control, pre-control and fine interpolation of objects in a speed controller clock which is faster than the position controller clock
Seat element and seating system
Packaging box for a perfume bottle
Sampler apparatus and method of use
Secure communications in a system having multi-homed devices
Iron complex synthesis
Centralized system and method for optimally routing and tracking articles
Optical transmission module and the production method of the same
Instrument for vehicle