Resources Contact Us Home
Semiconductor memory device and a reading method thereof

Image Number 2 for United States Patent #5883851.

In a semiconductor memory device, there is provided a column detecting circuit for generating a detection signal DETIO when respective voltage levels on a pair of I/O lines IO and IOB are developed into predetermined voltage levels which can be sensed as a valid data by external circuitry. Thereafter, a block selecting circuit and a sensing control signal generating circuit are respectively disabled by the detection signals DETIO and DETIOB causing a bit line precharge operation to be performed during a reading operation Thus, the sensing consumed by sense amplifiers during the reading operation period is reduced. In addition, since the bit line precharge operation is performed during the reading operation period, the bit line precharge time is reduced.

  Recently Added Patents
Method and apparatus for managing backup channel in multi-channel environment
Plants and seeds of hybrid corn variety CH089600
Method and apparatus for performing real time anomaly detection
Aisle barrier
Electromagnetic shield for a passive electronic component in an active medical device implantable lead
Methods and arrangements for realising betting with off-line terminal
  Randomly Featured Patents
Double shade headrail with removable cord collection spools
Reach adjustable steering column
Use of cyclodextrins for protein renaturation
Reversible door pivot
Connection lead stucture for surface mountable printed circuit board components
Cooled NMR probe head with uniform temperature control of the sample
Pressure-sensitive adhesive sheet and process for producing semiconductor device having same
Piezoelectric transformer converter for power use
Caged NADP and NAD
Titanium hermetic seals