Resources Contact Us Home
Semiconductor memory device and a reading method thereof

Image Number 2 for United States Patent #5883851.

In a semiconductor memory device, there is provided a column detecting circuit for generating a detection signal DETIO when respective voltage levels on a pair of I/O lines IO and IOB are developed into predetermined voltage levels which can be sensed as a valid data by external circuitry. Thereafter, a block selecting circuit and a sensing control signal generating circuit are respectively disabled by the detection signals DETIO and DETIOB causing a bit line precharge operation to be performed during a reading operation Thus, the sensing consumed by sense amplifiers during the reading operation period is reduced. In addition, since the bit line precharge operation is performed during the reading operation period, the bit line precharge time is reduced.

  Recently Added Patents
Method and system for accomplishing user equipment purge
Method of making a low-Rdson vertical power MOSFET device
Antenna array system
Method and system for providing cloud based network security services
Architecture for accelerated computer processing
Power transmission control device for vehicle
Wound dressings
  Randomly Featured Patents
Generalized statistical template matching under geometric transformations
Wheelchair driving mechanism
Thermal recording system for post-heating a thermosensitive recording medium and method therefor
System for displaying products for sale
Glass laser discs with annular alkali lead borate coatings and uses thereof
Centrifuge assembly
Kinesiology testing apparatus
Photosensitive member having phthalocyanine compound and additive
Dispersion for applying a metal layer
Header-replaceable hybrid waveguide sensor