Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor memory device and a reading method thereof










Image Number 2 for United States Patent #5883851.

In a semiconductor memory device, there is provided a column detecting circuit for generating a detection signal DETIO when respective voltage levels on a pair of I/O lines IO and IOB are developed into predetermined voltage levels which can be sensed as a valid data by external circuitry. Thereafter, a block selecting circuit and a sensing control signal generating circuit are respectively disabled by the detection signals DETIO and DETIOB causing a bit line precharge operation to be performed during a reading operation Thus, the sensing consumed by sense amplifiers during the reading operation period is reduced. In addition, since the bit line precharge operation is performed during the reading operation period, the bit line precharge time is reduced.








 
 
  Recently Added Patents
Enhanced claims damage estimation using aggregate display
Cable sheath
Apparatus for touch screen avionic device
Non-volatile memory cell containing a nano-rail electrode
Probe for ultrasound diagnostic apparatus
Method for controlled layer transfer
Vehicle display system or projection display for a motor vehicle, and calibration method
  Randomly Featured Patents
Method for modifying the easy direction of magnetization of an amorphous magnetic film
Integrated semiconductor memory array and method for operating the same
Mixed catalyst compositions for the production of polyolefins
Azo compound, aqueous solution, ink composition, ink for inkjet recording, inkjet recording method, ink cartridge for inkjet recording, and inkjet record
Resilient braided rope seal
Using p-type halo implant as ROM cell isolation in flat-cell mask ROM process
Low cost spark plug manufactured from conductive loaded ceramic-based materials
Use of ethoxylated dialkyl quaternary ammonium derivatives as suspending agents for coal-oil mixtures
Data compression apparatus, method and system
Method and apparatus for enhanced parallel port JTAG interface