Resources Contact Us Home

Image Number 14 for United States Patent #5867726.

A built-in memory is divided into the following two types: first memories 5 and 7 and second memories 4 and 6, and made accessible in parallel by third buses XAB and XDB and second buses YAB and YDB respectively. Thereby, a CPU core 2 can simultaneously transfer two data values from the built-in memory to a DSP engine 3. Moreover, the third buses XAB and XDB and the second buses YAB and YDB are also separate from first buses IAB and IDB to be externally interfaced and the CPU core 2 can access an external memory in parallel with the access to the second memories 4 and 6 and the first memories 5 and 7.

  Recently Added Patents
Sending notification of event
System for presenting media services
Uplink synchronization management in wireless networks
Method for forming contact in an integrated circuit
Audio signal clip detection
Sericin cationic nanoparticles for application in products for hair and dyed hair
Method and composition for improving skin barrier function
  Randomly Featured Patents
Method and system for vehicle refueling
Dot recording apparatus
Integrated circuit assembly having vented heat-spreader
Method, system and portable consumer device using wildcard values
Sealing material and method of applying the same
Aerosol container for dispensing thermosetting polyurethane foam
Aqueous compositions comprising phenolic resin and crosslinking agent
Scrolling primary color changer
Signal generating unit and signal receiving unit