Resources Contact Us Home

Image Number 14 for United States Patent #5867726.

A built-in memory is divided into the following two types: first memories 5 and 7 and second memories 4 and 6, and made accessible in parallel by third buses XAB and XDB and second buses YAB and YDB respectively. Thereby, a CPU core 2 can simultaneously transfer two data values from the built-in memory to a DSP engine 3. Moreover, the third buses XAB and XDB and the second buses YAB and YDB are also separate from first buses IAB and IDB to be externally interfaced and the CPU core 2 can access an external memory in parallel with the access to the second memories 4 and 6 and the first memories 5 and 7.

  Recently Added Patents
Methods and apparatus for determining a phase error in signals
Artifact removal in nuclear images
Benzimidazole inhibition of biofilm formation
Antitumoral compounds
Secure data entry device
2,2'-binaphthalene ester chiral dopants for cholesteric liquid crystal displays
Method and apparatus for controlling the use of data stored on a media sample
  Randomly Featured Patents
Illumination optical system having a light combining portion that combines light beams from a plurality of lamp units and projection display apparatus
Manual transmission
Rear propulsor for a variable cycle gas turbine engine
Combined beach towel, pillow, pockets, carrying strap, and convertible bag
Adjusting device and method for operating an adjusting device
Tool for manager assistance
Resin Additive
Double edge single data flip-flop circuitry
Fan assembly with vibration absorbing member
Interferometric confocal microscope