Resources Contact Us Home

Image Number 14 for United States Patent #5867726.

A built-in memory is divided into the following two types: first memories 5 and 7 and second memories 4 and 6, and made accessible in parallel by third buses XAB and XDB and second buses YAB and YDB respectively. Thereby, a CPU core 2 can simultaneously transfer two data values from the built-in memory to a DSP engine 3. Moreover, the third buses XAB and XDB and the second buses YAB and YDB are also separate from first buses IAB and IDB to be externally interfaced and the CPU core 2 can access an external memory in parallel with the access to the second memories 4 and 6 and the first memories 5 and 7.

  Recently Added Patents
Remote ignition system for a vehicle and method for securing a remote ignition function
Socket type MEMS device with stand-off portion
Xylitol-based anti-mucosal compositions and related methods and compositions
Arrangements and method relating to communication bearers
Transfer formulas
System and method for managing content on a network interface
  Randomly Featured Patents
In-vehicle lift mechanism
Memory card
Apparatus for weaving braided-wire sheathing including means for twisting bundled strands to equalize tension
Seed planting rate maintenance control with rate display
Concrete wash and recovery system
Auxiliary trailer extension tongue
Gravity wedge for slackless railcar connections
Low power buffer implementation
Thin-film device and method of manufacturing same
Mouthpiece and process for production