Resources Contact Us Home

Image Number 14 for United States Patent #5867726.

A built-in memory is divided into the following two types: first memories 5 and 7 and second memories 4 and 6, and made accessible in parallel by third buses XAB and XDB and second buses YAB and YDB respectively. Thereby, a CPU core 2 can simultaneously transfer two data values from the built-in memory to a DSP engine 3. Moreover, the third buses XAB and XDB and the second buses YAB and YDB are also separate from first buses IAB and IDB to be externally interfaced and the CPU core 2 can access an external memory in parallel with the access to the second memories 4 and 6 and the first memories 5 and 7.

  Recently Added Patents
Navigation apparatus, search result display method, and graphical user interface
Online data conversion technique using a sliding window
Solid state lighting circuit and controls
Thwarting keyloggers using proxies
Packet communication system and packet communication method, and node and user device
Biodiesel data collection system
Wearable display device
  Randomly Featured Patents
Pressure sensitive adhesives comprising ethylene vinyl acetate dioctyl maleate terpolymers
Dispenser head for manual dispenser
Novel peptide type antibiotic and the process for the production thereof
Method of compressing digital images
Vibrating apparatus for compacting molding sand
Topical scar treatments using alkanolamines
Chair or similar article
Resource allocation method for multi-users multiple input multiple output orthogonal frequency division multiplexing system and apparaus thereof
Inkjet printer and printing method
Aryl-substituted thiazoles