Resources Contact Us Home

Image Number 14 for United States Patent #5867726.

A built-in memory is divided into the following two types: first memories 5 and 7 and second memories 4 and 6, and made accessible in parallel by third buses XAB and XDB and second buses YAB and YDB respectively. Thereby, a CPU core 2 can simultaneously transfer two data values from the built-in memory to a DSP engine 3. Moreover, the third buses XAB and XDB and the second buses YAB and YDB are also separate from first buses IAB and IDB to be externally interfaced and the CPU core 2 can access an external memory in parallel with the access to the second memories 4 and 6 and the first memories 5 and 7.

  Recently Added Patents
Bullet lens design for the dasal seeker
Composite conductive pads/plugs for surface-applied nerve-muscle electrical stimulation
Radio communication devices, information providers, methods for controlling a radio communication device and methods for controlling an information provider
User interface for integrating applications on a mobile communication device
Power transmission control device for vehicle
Packet transmission method, apparatus, and network system
Commissioning incoming packet switched connections
  Randomly Featured Patents
Children's shoes having a musical box
Electron gun with a gamma correct field emission cathode
Ring-shaped high-density plasma source and method
Two-cycle engine with stabilized combustion and method of operation therefor
Preparation of hexaalkyldisilthiane
Semiconductor package substrate having contact pad protective layer formed thereon
Method of continuous tone imaging to provide an imaged high loft mat product
Barbeque lid
Maize Rad23 genes and uses thereof
Fishing line transfer apparatus