Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Microcomputer










Image Number 14 for United States Patent #5867726.

A built-in memory is divided into the following two types: first memories 5 and 7 and second memories 4 and 6, and made accessible in parallel by third buses XAB and XDB and second buses YAB and YDB respectively. Thereby, a CPU core 2 can simultaneously transfer two data values from the built-in memory to a DSP engine 3. Moreover, the third buses XAB and XDB and the second buses YAB and YDB are also separate from first buses IAB and IDB to be externally interfaced and the CPU core 2 can access an external memory in parallel with the access to the second memories 4 and 6 and the first memories 5 and 7.








 
 
  Recently Added Patents
DL control channel structure enhancement
Audio conversation apparatus
Hoists
Architectural panel with bamboo rings light density embossed surface
Biphotonic photosensitizers, nanoparticles containing the same and their use as drugs
Containers having radio frequency identification tags and method of applying radio frequency identification tags to containers
High-frequency-link power-conversion system having direct double-frequency ripple current control and method of use
  Randomly Featured Patents
Mashup service device and system, and method for establishing and using mashup service
Method of fabricating semiconductor device having three-dimensional stacked structure
Combatting parasitic fungi with a combination of an active agent inhibiting respiration in the cytochrome complex III and of fenazaquine
Apparatus and method for detecting defects in a spherical object
Chair
Method for raising and lowering the feed and delivery tables of a printing press
Breathable low-emissivity metalized sheets
Quick-release device
Microelectromechanically tunable, confocal, vertical cavity surface emitting laser and fabry-perot filter
Carton of cigarettes