Resources Contact Us Home

Image Number 14 for United States Patent #5867726.

A built-in memory is divided into the following two types: first memories 5 and 7 and second memories 4 and 6, and made accessible in parallel by third buses XAB and XDB and second buses YAB and YDB respectively. Thereby, a CPU core 2 can simultaneously transfer two data values from the built-in memory to a DSP engine 3. Moreover, the third buses XAB and XDB and the second buses YAB and YDB are also separate from first buses IAB and IDB to be externally interfaced and the CPU core 2 can access an external memory in parallel with the access to the second memories 4 and 6 and the first memories 5 and 7.

  Recently Added Patents
System and method for advertising messages on distributed document processing devices
Mobile communication device and method for providing positioning information
Printing system, information processing apparatus, print job processing method, information processing method, program, and storage medium
Community profiling for social media
Drinking glass with ball embedded in base
Wine cellar alarm system
Closed cell culture system
  Randomly Featured Patents
Method of fabricating a barrier layer associated with a conductor layer in damascene structures
Controlled release laundry bleach product
Antiperspirant compositions
Office chair with tiltable seat and back
Vapor chamber and method for manufacturing the same
Byte stream selective encryption/decryption device
Connector with terminals forming differential pairs
Process and composition for insulation of surfaces, and product thereby obtained
Dead reckoning navigational system using accelerometer to measure foot impacts
Touch panel