Resources Contact Us Home

Image Number 14 for United States Patent #5867726.

A built-in memory is divided into the following two types: first memories 5 and 7 and second memories 4 and 6, and made accessible in parallel by third buses XAB and XDB and second buses YAB and YDB respectively. Thereby, a CPU core 2 can simultaneously transfer two data values from the built-in memory to a DSP engine 3. Moreover, the third buses XAB and XDB and the second buses YAB and YDB are also separate from first buses IAB and IDB to be externally interfaced and the CPU core 2 can access an external memory in parallel with the access to the second memories 4 and 6 and the first memories 5 and 7.

  Recently Added Patents
High safety vehicular transportation system and operational method thereof
Power management implementation in an optical link
Reproducible dither-noise injection
Method and apparatus for wireless communication in a mesh network with central control of communication relationships
Methods and apparatus for performing multiple photoresist layer development and etching processes
Reconfigurable barrel shifter and rotator
Optical imaging device and imaging method for microscopy
  Randomly Featured Patents
Partition panel
Method and arrangment for a primary actions menu for a contact data entry record of an address book application on a handheld electronic device
Cooled electric generator with tubes embedded in the cover thereof
Expandable jaw drug delivery catheter
Support system for solar energy generator panels
Product display container and method
Sample collection cup with integrated sample analysis system
Ignition device for an internal combustion engine
Method for magnifying penis and method for using endoscope for the same
Decoding and presentation time stamps for MPEG-4 advanced video coding