Resources Contact Us Home

Image Number 14 for United States Patent #5867726.

A built-in memory is divided into the following two types: first memories 5 and 7 and second memories 4 and 6, and made accessible in parallel by third buses XAB and XDB and second buses YAB and YDB respectively. Thereby, a CPU core 2 can simultaneously transfer two data values from the built-in memory to a DSP engine 3. Moreover, the third buses XAB and XDB and the second buses YAB and YDB are also separate from first buses IAB and IDB to be externally interfaced and the CPU core 2 can access an external memory in parallel with the access to the second memories 4 and 6 and the first memories 5 and 7.

  Recently Added Patents
Optoelectronic semiconductor chip and method for manufacturing a contact structure for such a chip
Power semiconductor module
Process for making diethyl ether from acetic acid
Digital image processing device and processing method thereof
Method and apparatus to select a profile of a digital communication line
Electronic component, a semiconductor wafer and a method for producing an electronic component
Data processing method
  Randomly Featured Patents
Barrel mounting device in cartridge-type dental injection device
Building portal
Method for bonding lignocellulosic material with gaseous esters
Micro-traveller with ultrasonic motor
Oldham coupling for scroll compressor
Display panel or screen with graphical user interface
Cervical collar cover
Apparatus and method for producing hydrogen-dissolved drinking water
Working platform
Broadcast video image recording apparatus