Resources Contact Us Home

Image Number 14 for United States Patent #5867726.

A built-in memory is divided into the following two types: first memories 5 and 7 and second memories 4 and 6, and made accessible in parallel by third buses XAB and XDB and second buses YAB and YDB respectively. Thereby, a CPU core 2 can simultaneously transfer two data values from the built-in memory to a DSP engine 3. Moreover, the third buses XAB and XDB and the second buses YAB and YDB are also separate from first buses IAB and IDB to be externally interfaced and the CPU core 2 can access an external memory in parallel with the access to the second memories 4 and 6 and the first memories 5 and 7.

  Recently Added Patents
Device for identifying types of document files
Control apparatus for autonomous operating vehicle
Method to quantify siRNAs, miRNAs and polymorphic miRNAs
Location estimation of wireless terminals through pattern matching of deduced signal strengths
Array substrate including thin film transistor and method of fabricating the same
Label printer
  Randomly Featured Patents
Method of using a latch for controlling simultaneous access to a critical section
Optical disc restoration machine with door open
Apparatus and method for duty cycle correction
Tape measure
Method and device for reducing image by palette modification
Pressure compensating valve for a fuel tank
Switch valve having leakproof function
Electrode for the electrochemical detection of nitric oxide
Pulse width modulated motor control system and method for reducing noise vibration and harshness
Shut-off device for fuel cell system