Resources Contact Us Home

Image Number 14 for United States Patent #5867726.

A built-in memory is divided into the following two types: first memories 5 and 7 and second memories 4 and 6, and made accessible in parallel by third buses XAB and XDB and second buses YAB and YDB respectively. Thereby, a CPU core 2 can simultaneously transfer two data values from the built-in memory to a DSP engine 3. Moreover, the third buses XAB and XDB and the second buses YAB and YDB are also separate from first buses IAB and IDB to be externally interfaced and the CPU core 2 can access an external memory in parallel with the access to the second memories 4 and 6 and the first memories 5 and 7.

  Recently Added Patents
Method, apparatus and computer program product for visualizing whole streets based on imagery generated from panoramic street views
Battery module
Key management system
Method and apparatus for selective decoding in a wireless communication system
Database caching utilizing asynchronous log-based replication
Redundant power delivery
Visual physician office systems and methods
  Randomly Featured Patents
Chromatographic apparatus and method
Transcoder system for adaptively reducing frame-rate
Self-adjusting pliers
Composition double heterojunction transistor
Reduced complexity channel estimation for wireless communication systems
Synchronizing signal separating circuit for television video signal processing
System and method for reconstruction of aberrated wavefronts
Device for aligning a sheet pile
Vacuum cleaner
Specimen collection and storage and transport device and method