Resources Contact Us Home

Image Number 14 for United States Patent #5867726.

A built-in memory is divided into the following two types: first memories 5 and 7 and second memories 4 and 6, and made accessible in parallel by third buses XAB and XDB and second buses YAB and YDB respectively. Thereby, a CPU core 2 can simultaneously transfer two data values from the built-in memory to a DSP engine 3. Moreover, the third buses XAB and XDB and the second buses YAB and YDB are also separate from first buses IAB and IDB to be externally interfaced and the CPU core 2 can access an external memory in parallel with the access to the second memories 4 and 6 and the first memories 5 and 7.

  Recently Added Patents
Display screen with graphical user interface
Method and system for reduction of quantization-induced block-discontinuities and general purpose audio codec
Picture quality control method and image display using same
Etching apparatus and methods
Apparatus and method for extracting cascading style sheet rules
Epitaxial substrate for electronic device, in which current flows in lateral direction and method of producing the same
Apparatus for merging spatial audio streams
  Randomly Featured Patents
Laminated film
Methods for fabricating giant magnetoresistive (GMR) devices
Sash lock
Microbiological fire-fighting formulation
Combined shift control
Toner and developer purification system
Heated extended nip press apparatus
Mobile rack for holding wire
Ultra-thin racquet frame
Rotating mechanism for an electronic device and an electronic device with the same