Resources Contact Us Home

Image Number 14 for United States Patent #5867726.

A built-in memory is divided into the following two types: first memories 5 and 7 and second memories 4 and 6, and made accessible in parallel by third buses XAB and XDB and second buses YAB and YDB respectively. Thereby, a CPU core 2 can simultaneously transfer two data values from the built-in memory to a DSP engine 3. Moreover, the third buses XAB and XDB and the second buses YAB and YDB are also separate from first buses IAB and IDB to be externally interfaced and the CPU core 2 can access an external memory in parallel with the access to the second memories 4 and 6 and the first memories 5 and 7.

  Recently Added Patents
Ventilated vacuum commutation structure
Shield for vacuum circuit breaker
Tire tread
Polypeptide microparticles
Method or system for investing and/or trading
Security arrangements for extended USB protocol stack of a USB host system
  Randomly Featured Patents
Systems and methods for detecting potential communications fraud
Split variational inference
Defibrillator pad system and method for using same
Fast video multiplexing system
Self-storing security device
Semiconductor integrated circuit device
Programmable frequency detector
Low profile/high leverage electronic computer book latching system
All wheel drive continuously variable transmission having dual mode operation
Infrared intrusion detector