Resources Contact Us Home

Image Number 14 for United States Patent #5867726.

A built-in memory is divided into the following two types: first memories 5 and 7 and second memories 4 and 6, and made accessible in parallel by third buses XAB and XDB and second buses YAB and YDB respectively. Thereby, a CPU core 2 can simultaneously transfer two data values from the built-in memory to a DSP engine 3. Moreover, the third buses XAB and XDB and the second buses YAB and YDB are also separate from first buses IAB and IDB to be externally interfaced and the CPU core 2 can access an external memory in parallel with the access to the second memories 4 and 6 and the first memories 5 and 7.

  Recently Added Patents
Creating and manufacturing documents that initially exceed equipment finishing capacity
Process for making diethyl ether from acetic acid
Managing multiple web services on a single device
Keypad assembly for electronic devices
Defect inspection method and device therefor
  Randomly Featured Patents
Stacked stripline circuits
Method and system for controlling fuel injection for direct injection-spark ignition engine
Thick film resistor circuits
Liquid crystal display having first and second subpixel electrodes connected to coupling electrode through respective contact holes and third subpixel electrode separated from the first two bu
System and method for sustaining electric power during a momentary power interruption in an electric thrust reverser actuation system
Systems and methods for reducing noise from mass spectra
Processor and method of arithmetic processing thereof
Photosensitive resin composition for color filter
Multi-functional, hitch mounted carrying apparatus
System and method for deflecting and focusing a broad ion beam