Resources Contact Us Home

Image Number 14 for United States Patent #5867726.

A built-in memory is divided into the following two types: first memories 5 and 7 and second memories 4 and 6, and made accessible in parallel by third buses XAB and XDB and second buses YAB and YDB respectively. Thereby, a CPU core 2 can simultaneously transfer two data values from the built-in memory to a DSP engine 3. Moreover, the third buses XAB and XDB and the second buses YAB and YDB are also separate from first buses IAB and IDB to be externally interfaced and the CPU core 2 can access an external memory in parallel with the access to the second memories 4 and 6 and the first memories 5 and 7.

  Recently Added Patents
Mobile communication device and method for providing positioning information
Shipping container explosives and contraband detection system using nuclear quadrupole resonance
Distylium plant named `PIIDIST-I`
PVD coated tool
Compound semiconductor device and manufacturing method therefor
Method, system and program for securing redundancy in parallel computing system
  Randomly Featured Patents
Apparatus and method for dispensing oxygen and anesthesia via interchangeable facemask and nasal catheter
Cap of pen
Semiconductor device manufacturing method
Reactor and fuel assembly design for improved fuel utilization in liquid moderated thermal reactors
Electroporation-mediated molecular transfer in intact plants
Method for identifying defective heat fusion joints
Overdriven tractor-friction paper drive
Blower and electric apparatus including the same
Biopsy needle with integrated guide pin
Insulating equipment for an electric line pole and method for making it