Resources Contact Us Home

Image Number 14 for United States Patent #5867726.

A built-in memory is divided into the following two types: first memories 5 and 7 and second memories 4 and 6, and made accessible in parallel by third buses XAB and XDB and second buses YAB and YDB respectively. Thereby, a CPU core 2 can simultaneously transfer two data values from the built-in memory to a DSP engine 3. Moreover, the third buses XAB and XDB and the second buses YAB and YDB are also separate from first buses IAB and IDB to be externally interfaced and the CPU core 2 can access an external memory in parallel with the access to the second memories 4 and 6 and the first memories 5 and 7.

  Recently Added Patents
Advocate for facilitating verification for the online presence of an entity
Document layout method
Modular utility rack
Mass spectrometry method
Multi-channel memory system including error correction decoder architecture with efficient area utilization
PEGylated, extended insulins
Launch cable case
  Randomly Featured Patents
Energy saving mode with maintained number of advertised transmit antennas
Content management system and methodology employing a tree-based table hierarchy which accomodates opening a dynamically variable number of cursors therefor
Head lamp
Conical beam transducer array
Air heating apparatus
Method for sensing wafers located inside a closed wafer cassette
Dual-axis method and machine for producing pre-preg
Cryptographic peer discovery, authentication, and authorization for on-path signaling
Ink pump control apparatus