Resources Contact Us Home

Image Number 14 for United States Patent #5867726.

A built-in memory is divided into the following two types: first memories 5 and 7 and second memories 4 and 6, and made accessible in parallel by third buses XAB and XDB and second buses YAB and YDB respectively. Thereby, a CPU core 2 can simultaneously transfer two data values from the built-in memory to a DSP engine 3. Moreover, the third buses XAB and XDB and the second buses YAB and YDB are also separate from first buses IAB and IDB to be externally interfaced and the CPU core 2 can access an external memory in parallel with the access to the second memories 4 and 6 and the first memories 5 and 7.

  Recently Added Patents
Identification of websites that break out of frames
Display screen or portion thereof with graphical user interface
Imaging device, method and computer readable medium
Instrumenting configuration and system settings
Memory elements with increased write margin and soft error upset immunity
3D structured memory devices and methods for manufacturing thereof
  Randomly Featured Patents
Synchronization circuit configuration
Stainless steel type 13Cr5Ni having high toughness, and usage the same
Camera control system, camera server, camera client, control method, and storage medium
Reaction structure of booster
Polymer compositions for reduced shrinkage
Lightweight decorative cementitious composite panel
Programmable and autonomous computing machine made of biomolecules
Large-scale layer 2 metropolitan area network
Non-contact reading device with reduced loading effect
Microcatheter having improved tensile strength