Resources Contact Us Home

Image Number 14 for United States Patent #5867726.

A built-in memory is divided into the following two types: first memories 5 and 7 and second memories 4 and 6, and made accessible in parallel by third buses XAB and XDB and second buses YAB and YDB respectively. Thereby, a CPU core 2 can simultaneously transfer two data values from the built-in memory to a DSP engine 3. Moreover, the third buses XAB and XDB and the second buses YAB and YDB are also separate from first buses IAB and IDB to be externally interfaced and the CPU core 2 can access an external memory in parallel with the access to the second memories 4 and 6 and the first memories 5 and 7.

  Recently Added Patents
Agglutination judgment method
Organic electroluminescent element
Drive coil, measurement probe comprising the drive coil and methods utilizing the measurement probe
Inhibitors of bacterial tyrosine kinase and uses thereof
Apparatus and method for encoding/decoding signal
Dye sensitised solar cell
Defected ground plane inductor
  Randomly Featured Patents
Energy-curable composition for making a pressure sensitive adhesive
Push-pull amplifier circuit
Distributed packet group identification for network testing
19-Hydroxy-19-methyl-inter-phenylene-PG.sub.1 compounds
Display device
Blood coagulation test cartridge, system, and method
Semiconductor memory device with dual drivers to sense amp array
Spray-suppressant mud flap
Simulated load circuit for simulating the arc impedance of an electrodless discharge lamp
Methods of forming electromigration and thermal gradient based fuse structures