Resources Contact Us Home

Image Number 14 for United States Patent #5867726.

A built-in memory is divided into the following two types: first memories 5 and 7 and second memories 4 and 6, and made accessible in parallel by third buses XAB and XDB and second buses YAB and YDB respectively. Thereby, a CPU core 2 can simultaneously transfer two data values from the built-in memory to a DSP engine 3. Moreover, the third buses XAB and XDB and the second buses YAB and YDB are also separate from first buses IAB and IDB to be externally interfaced and the CPU core 2 can access an external memory in parallel with the access to the second memories 4 and 6 and the first memories 5 and 7.

  Recently Added Patents
Radiation-curable ink composition, ink jet recording method, and recorded matter
Supplier capability methods, systems, and apparatuses for extended commerce
System and method for the analysis of biodiesel
Engineered nucleic acids encoding a modified erythropoietin and their expression
SONOS stack with split nitride memory layer
Active matrix substrate, method for manufacturing same, and liquid crystal display apparatus
Buckle (tube)
  Randomly Featured Patents
Slit imparting device for forming through cuts in a plastic film
Article comprising complementary circuit with inorganic n-channel and organic p-channel thin film transistors
Providing alternative programming on a radio in response to user input
Video cassette recorder
Computer-implemented system and method for web-based data access
Misting head poppet
Heterocyclic compounds, their preparation and use
Multi-channel demodulation with blind digital beamforming
Air conditioner
Permanent elastic net-shaped bandage, especially for medical purposes