Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Microcomputer










Image Number 14 for United States Patent #5867726.

A built-in memory is divided into the following two types: first memories 5 and 7 and second memories 4 and 6, and made accessible in parallel by third buses XAB and XDB and second buses YAB and YDB respectively. Thereby, a CPU core 2 can simultaneously transfer two data values from the built-in memory to a DSP engine 3. Moreover, the third buses XAB and XDB and the second buses YAB and YDB are also separate from first buses IAB and IDB to be externally interfaced and the CPU core 2 can access an external memory in parallel with the access to the second memories 4 and 6 and the first memories 5 and 7.








 
 
  Recently Added Patents
Food safety printer
Biphotonic photosensitizers, nanoparticles containing the same and their use as drugs
Magnetic impedance element and magnetic sensor using the same
Graphical user interfaces and occlusion prevention for fisheye lenses with line segment foci
System for setting programmable parameters for an implantable hypertension treatment device
Press nut
Compound containing a carbon or an oxygen isotope, preparation and use thereof, and composition comprising thereof
  Randomly Featured Patents
Storing lossy hashes of file names and parent handles rather than full names using a compact table for network-attached-storage (NAS)
Method for measuring coating quality
Advertising cover for fluorescent lighting
Semiconductor light emitting device having roughness and method of fabricating the same
Carrying case for a compact disc player and accessories
Magnetic putter
Method for the surface treatment of a tribological coating
Transmission and reception system for controlling locking/unlocking operation of key
Electromagnetic radiation concentrating system
Magazine driving device in paper tube releasing apparatus