Resources Contact Us Home

Image Number 14 for United States Patent #5867726.

A built-in memory is divided into the following two types: first memories 5 and 7 and second memories 4 and 6, and made accessible in parallel by third buses XAB and XDB and second buses YAB and YDB respectively. Thereby, a CPU core 2 can simultaneously transfer two data values from the built-in memory to a DSP engine 3. Moreover, the third buses XAB and XDB and the second buses YAB and YDB are also separate from first buses IAB and IDB to be externally interfaced and the CPU core 2 can access an external memory in parallel with the access to the second memories 4 and 6 and the first memories 5 and 7.

  Recently Added Patents
Method of operating an electromechanical converter, a controller and a computer program product
Lithographic apparatus and device manufacturing method
Sublingual coated tablet of fentanyl
Method for incubating the contents of a receptacle
Workflow optimization for high throughput imaging environments
Semiconductor devices and methods for changing operating characteristics and semiconductor systems including the same
  Randomly Featured Patents
Variable gain amplifying circuit
Animal scent holder stick
Adjustable anti-backlash nut assembly
Techniques for the use of amorphous carbon (APF) for various etch and litho integration schemes
Laser beam scanner
Laminate stacking apparatus and method
Insecticide and air freshener preparations
Slider for a data storage device including transducer level micro-positioning and method of fabrication therefor
Composite propellant with differentially cured area at initial burn surface
Semiconductor memory device with noise reduction system