Resources Contact Us Home

Image Number 14 for United States Patent #5867726.

A built-in memory is divided into the following two types: first memories 5 and 7 and second memories 4 and 6, and made accessible in parallel by third buses XAB and XDB and second buses YAB and YDB respectively. Thereby, a CPU core 2 can simultaneously transfer two data values from the built-in memory to a DSP engine 3. Moreover, the third buses XAB and XDB and the second buses YAB and YDB are also separate from first buses IAB and IDB to be externally interfaced and the CPU core 2 can access an external memory in parallel with the access to the second memories 4 and 6 and the first memories 5 and 7.

  Recently Added Patents
Method of predicting a motion vector for a current block in a current picture
Method and system for constructing a customized web analytics application
Method to trace video content processed by a decoder
Puncture resistant fabric
High performance adaptive switched LED driver
Method for dynamic multi-level pricing for wireless communications according to quality of service
Manufactured product configuration
  Randomly Featured Patents
Sealing assembly with elastomeric energizing means
Processing of coal liquefaction products
Dual-igniter airbag control switch
Method, system and computer software product for selecting elements of a digital image
Litter box
Method and apparatus for acquiring and displaying image data corresponding to content data
Image fiber
Semiconductor pressure sensor with strain gauges formed on a silicon diaphragm
Process for cooling a hot vapor effluent of a hydrocarbon dehydrogenation zone and removing trace quantities of polynuclear aromatic compounds
Device for controlling at least one gas-changing of an internal combustion engine