Resources Contact Us Home

Image Number 14 for United States Patent #5867726.

A built-in memory is divided into the following two types: first memories 5 and 7 and second memories 4 and 6, and made accessible in parallel by third buses XAB and XDB and second buses YAB and YDB respectively. Thereby, a CPU core 2 can simultaneously transfer two data values from the built-in memory to a DSP engine 3. Moreover, the third buses XAB and XDB and the second buses YAB and YDB are also separate from first buses IAB and IDB to be externally interfaced and the CPU core 2 can access an external memory in parallel with the access to the second memories 4 and 6 and the first memories 5 and 7.

  Recently Added Patents
Reduced sorbent utilization for circulating dry scrubbers
Human and mouse targeting peptides identified by phage display
Variety corn line NPAA2720
Structural plasticity in spiking neural networks with symmetric dual of an electronic neuron
Motor and disk drive apparatus
Emergency call notification for network services
System and method for browsing tabbed-heterogeneous windows
  Randomly Featured Patents
Structural reinforcement member for wheel well
Ensuring proper rendering order of bidirectionally rendered text
Retardation film, process for producing the same, optical film, image display, liquid crystal panel and liquid crystal display
Piezoelectric electroacoustic transducer
Memory storage device and memory controller and virus scanning method thereof
Spare tire carrier
Method for making low cost oriented composite molding compound
Rail mounting clip for railroad
Bottle for containing a fluid
Rotationally molded, reinforced decorative fence post and method of making same