Resources Contact Us Home

Image Number 14 for United States Patent #5867726.

A built-in memory is divided into the following two types: first memories 5 and 7 and second memories 4 and 6, and made accessible in parallel by third buses XAB and XDB and second buses YAB and YDB respectively. Thereby, a CPU core 2 can simultaneously transfer two data values from the built-in memory to a DSP engine 3. Moreover, the third buses XAB and XDB and the second buses YAB and YDB are also separate from first buses IAB and IDB to be externally interfaced and the CPU core 2 can access an external memory in parallel with the access to the second memories 4 and 6 and the first memories 5 and 7.

  Recently Added Patents
Docking port optical cover
Control system for electric motor applied to cyclic loads and control method for electric motor applied to cyclic loads
Ceramic compositions for improved extrusion
Transmission electron microscope and method of operating a transmission electron microscope
Face detection device, digital camera, and computer readable storage medium which stores a face detection program
Semiconductor device operating according to an operation clock and having a serial communication interface performing external communications according to a unit transfer time based on the ope
Optical control device
  Randomly Featured Patents
Multimedia user interface
Color picture tube having internal conductive coatings
Method for repairing a coating surface
System and method utilizing virtual switching for electrical panel metering
Rotating cutting tool
Magnetostrictive electrical stimulation leads
Method of assaying antilaminin-1 antibody and application thereof
Apparatus for controlling an electromagnetic valve
Method and apparatus for securing a pouring spout to a container
Work conveying system for use in car body assembling line