Resources Contact Us Home

Image Number 14 for United States Patent #5867726.

A built-in memory is divided into the following two types: first memories 5 and 7 and second memories 4 and 6, and made accessible in parallel by third buses XAB and XDB and second buses YAB and YDB respectively. Thereby, a CPU core 2 can simultaneously transfer two data values from the built-in memory to a DSP engine 3. Moreover, the third buses XAB and XDB and the second buses YAB and YDB are also separate from first buses IAB and IDB to be externally interfaced and the CPU core 2 can access an external memory in parallel with the access to the second memories 4 and 6 and the first memories 5 and 7.

  Recently Added Patents
Electronic product design
Battery loading and unloading mechanism
Automatic portable electronic device configuration
Neurophysiological central auditory processing evaluation system and method
Data processing apparatus including reconfigurable logic circuit
Shallow trench media
  Randomly Featured Patents
Air transporting arrangement
Housing for electronic devices
Sealing plug and installation tool therefore
Combined bathtub and spout
Chip-scale coils and isolators based thereon
Determining the depth of reinforcing bars in a concrete structure using electromagnetic signals
Compressor having a discharge valve mechanism including a valve retainer having a specially-designed curved surface
Follicle stimulating hormone superagonists
Method and apparatus for polarization measurements
Shared I/O ports for multi-core designs