Resources Contact Us Home

Image Number 14 for United States Patent #5867726.

A built-in memory is divided into the following two types: first memories 5 and 7 and second memories 4 and 6, and made accessible in parallel by third buses XAB and XDB and second buses YAB and YDB respectively. Thereby, a CPU core 2 can simultaneously transfer two data values from the built-in memory to a DSP engine 3. Moreover, the third buses XAB and XDB and the second buses YAB and YDB are also separate from first buses IAB and IDB to be externally interfaced and the CPU core 2 can access an external memory in parallel with the access to the second memories 4 and 6 and the first memories 5 and 7.

  Recently Added Patents
Systems and methods for DC-to-DC converter control
Timing and cell specific system information handling for handover in evolved UTRA
Apparatus for performing timer management regarding a system timer scheduler service, and associated method
Reactor core of liquid metal cooled reactor
Transducer displacement protection
Fuel cell module, manufacturing method thereof and unit containing several of the latter
Spread spectrum communication system and transmission power control method therefor
  Randomly Featured Patents
Patterned grid element polarizer
Layered mix effects switcher architecture
Structure of carriage
Switch for a sliding-lifting-roof of a motor vehicle
Exhaustive diagnosis of bridging defects in an integrated circuit including multiple nodes using test vectors and IDDQ measurements
Osteotomy appliances and method
Temperature sensor for measuring the temperature of a part of an automobile
Hair regrowth method and apparatus
Papermakers fabric having a system of machine-direction yarns residing interior of the fabric surfaces
Balloon game