Resources Contact Us Home

Image Number 14 for United States Patent #5867726.

A built-in memory is divided into the following two types: first memories 5 and 7 and second memories 4 and 6, and made accessible in parallel by third buses XAB and XDB and second buses YAB and YDB respectively. Thereby, a CPU core 2 can simultaneously transfer two data values from the built-in memory to a DSP engine 3. Moreover, the third buses XAB and XDB and the second buses YAB and YDB are also separate from first buses IAB and IDB to be externally interfaced and the CPU core 2 can access an external memory in parallel with the access to the second memories 4 and 6 and the first memories 5 and 7.

  Recently Added Patents
Bi-directional switch using series connected N-type MOS devices in parallel with series connected P-type MOS devices
Methods and systems for adapting a user environment
Method to alter silicide properties using GCIB treatment
Cascode circuit device with improved reverse recovery characteristic
Context-sensitive views
Boundary acoustic wave device
Adjusting dental prostheses based on soft tissue
  Randomly Featured Patents
Polymerizable phosphazene derivatives: a process for preparing them and their uses
Recoverable reference clock architecture for SONET/SDH and ethernet mixed bidirectional applications
Replaceable compact feed roll unit
Ultrastable hexagonal, cubic and wormhole aluminosilicate mesostructures
Automatic system configuration management
FM Demodulator with variable bandpass filter
Reservoirs for use with cleaning devices
FET oscillator circuit
Traction drive system
Image sharpening filter providing variable sharpening dependent on pixel intensity