Resources Contact Us Home

Image Number 14 for United States Patent #5867726.

A built-in memory is divided into the following two types: first memories 5 and 7 and second memories 4 and 6, and made accessible in parallel by third buses XAB and XDB and second buses YAB and YDB respectively. Thereby, a CPU core 2 can simultaneously transfer two data values from the built-in memory to a DSP engine 3. Moreover, the third buses XAB and XDB and the second buses YAB and YDB are also separate from first buses IAB and IDB to be externally interfaced and the CPU core 2 can access an external memory in parallel with the access to the second memories 4 and 6 and the first memories 5 and 7.

  Recently Added Patents
Signal processing and tiered signal encoding
Error correct coding device, error correct coding method, and error correct coding program
Optical modulation element
Large carrying case
Techniques for determining optimized local repair paths
Smooth silicon-containing films
System and method for dynamic quality-of-service-based billing in a peer-to-peer network
  Randomly Featured Patents
System and method for control based on face or hand gesture detection
Medication infusion pump
Method for transferring messages between communication terminals
External dirty tag bits for 3D-RAM SRAM
Nickel battery charging method and apparatus
Exposure identification accessory
Rotary cutting mechanism
Electrolytic capacitor
Methods and systems for predicting business behavior from profiling consumer card transactions
Agitator hub