Resources Contact Us Home

Image Number 14 for United States Patent #5867726.

A built-in memory is divided into the following two types: first memories 5 and 7 and second memories 4 and 6, and made accessible in parallel by third buses XAB and XDB and second buses YAB and YDB respectively. Thereby, a CPU core 2 can simultaneously transfer two data values from the built-in memory to a DSP engine 3. Moreover, the third buses XAB and XDB and the second buses YAB and YDB are also separate from first buses IAB and IDB to be externally interfaced and the CPU core 2 can access an external memory in parallel with the access to the second memories 4 and 6 and the first memories 5 and 7.

  Recently Added Patents
Using interrupted through-silicon-vias in integrated circuits adapted for stacking
Digital image processing device and processing method thereof
Memory cell and memory cell array using the same
Semiconductor device having a bonding pad and shield structure of different thickness
Imidazolidine-2,4-dione derivatives, and use thereof as a cancer drug
Method to dynamically tune precision resistance
System and method for netbackup data decryption in a high latency low bandwidth environment
  Randomly Featured Patents
Osmotic delivery system having space efficient piston
Disk cartridge and disk device using the same
Systems and methods for characterizing a molecule
Sight mount for a firearm
Network based digital information and entertainment storage and delivery system
Combination underslung and front wall mounted electric generator unit housing for use with refrigerated freight containers
Reserve fuel tank system
Multi-channel sample and hold circuit and multi-channel A/D converter
Combination storage and display unit
Scanner frame with coplanar scan window