Resources Contact Us Home

Image Number 14 for United States Patent #5867726.

A built-in memory is divided into the following two types: first memories 5 and 7 and second memories 4 and 6, and made accessible in parallel by third buses XAB and XDB and second buses YAB and YDB respectively. Thereby, a CPU core 2 can simultaneously transfer two data values from the built-in memory to a DSP engine 3. Moreover, the third buses XAB and XDB and the second buses YAB and YDB are also separate from first buses IAB and IDB to be externally interfaced and the CPU core 2 can access an external memory in parallel with the access to the second memories 4 and 6 and the first memories 5 and 7.

  Recently Added Patents
Process for producing polyphenylene ether composition
6-O-substituted benzoxazole and benzothiazole compounds and methods of inhibiting CSF-1R signaling
Tap initialization of equalizer based on estimated channel impulse response
Flavonoid dimers and methods of making and using such
Cytokine receptors associated with myelogenous haematological proliferative disorders and uses thereof
Method and apparatus for pre-scheduling in closed-loop MU-MIMO antenna system
Information processing apparatus and display control method
  Randomly Featured Patents
Tethered golf ball
Highly conducting polymers and materials for polymeric batteries
Computer system including display control system
Generator controller used in hybrid electric vehicle
Encapsulated field emission device
Magnetic disk apparatus using a rotary actuator for magnetic head positioning with reduced vibration
Toothbrush and attachment therefor
Femoral superior neck remodelling means and method
Apparatus for mixing and separating particulate matter from a fluid