Resources Contact Us Home
Scalable flash EEPROM memory cell and array

Image Number 3 for United States Patent #5856943.

A scalable flash EEPROM cell has a semiconductor substrate with a drain and a source and a channel therebetween. A select gate is positioned over a portion of the channel and is insulated therefrom. A floating gate has a first portion over the select gate and insulated therefrom, and a second portion over a second portion of the channel and over the source, and is between the select gate and the source. A control gate is over the floating gate and is insulated therefrom. A memory array using this memory cell is also disclosed.

  Recently Added Patents
High-frequency power amplifier
Method and apparatus for determining storage capacity error for a data storage device
Method for indicating the process of leaving a parking space
Method and system for billing based on color component histograms
Systems and methods for generating customized user interfaces
Gateway channel utilization
Pandemic protocol for emergency dispatch
  Randomly Featured Patents
Self-soldering flexible circuit connector
Cytotoxic agents comprising polyethylene glycol-containing taxanes and their therapeutic use
Crushable toy car apparatus
Towel rack formed of parts that are detachably fitted together
1-phenylalkanecarboxylic acid derivatives as anticonvulsant and neuroprotective agents
CSMA-CD with channel capture
Spatio-activity based mode matching
Method of detecting a channel separation pitch in a multi-track tape recorder
Rear projection television (RPTV)
Versatile hardenable cast or support