Resources Contact Us Home
Scalable flash EEPROM memory cell and array

Image Number 3 for United States Patent #5856943.

A scalable flash EEPROM cell has a semiconductor substrate with a drain and a source and a channel therebetween. A select gate is positioned over a portion of the channel and is insulated therefrom. A floating gate has a first portion over the select gate and insulated therefrom, and a second portion over a second portion of the channel and over the source, and is between the select gate and the source. A control gate is over the floating gate and is insulated therefrom. A memory array using this memory cell is also disclosed.

  Recently Added Patents
Methods for processing 2Nx2N block with N being positive integer greater than four under intra-prediction mode and related processing circuits thereof
Compositions of quaternary ammonium compounds containing bioavailability enhancers
System for implementing dynamic pseudorandom keyboard remapping
Electronic control apparatus
Transferases and oxidoreductases, nucleic acids encoding them and methods for making and using them
Display apparatus and control method thereof
Method of measuring the flux of a soil gas
  Randomly Featured Patents
Polymerizable ester compounds, polymers, resist compositions and patterning process
Display rack with TV monitor for flooring samples
Motorcycle headlight
Method of preventing overheating of fuser assembly and apparatus using the same
Electric still camera
Casting installations
Coating agent comprised of at least three constituents, method for the production thereof, and its use
Multi-phase separation method
Quantification of the quality of fluidization using a thermocouple
Organic field effect transistor and its production method